

# TMCS1126-Q1 AEC-Q100, Precision 500kHz Hall-Effect Current Sensor With Reinforced Working Voltage, Overcurrent Detection and Ambient Field Rejection

### 1 Features

- AEC-Q100 qualified for automotive applications
  - Temperature grade 1: –40°C to 125°C, T<sub>A</sub>
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- High continuous current capability: 80A<sub>RMS</sub>
- Robust reinforced isolation
- High accuracy
  - Sensitivity error: ±0.1%
  - Sensitivity thermal drift: ±20ppm/°C
  - Sensitivity lifetime drift: ±0.2%
  - Offset error: ±0.2mV
  - Offset thermal drift: ±2µV/°C
  - Offset lifetime drift: ±0.2mV
  - Non-linearity: ±0.1%
- High immunity to external magnetic fields
- Precision zero-current reference output
- Fast Response
  - Signal bandwidth: 500kHz
  - Response time: 250ns
  - Propagation delay: 60ns
  - Overcurrent detection response: 100ns
- Operating supply range: 3V to 5.5V
- Bidirectional and unidirectional current sensing
- Multiple sensitivity options:
  - Ranging from 15mV/A to 150mV/A
- Safety related certifications (planned)
  - UL 1577 Component Recognition Program
  - IEC/CB 62368-1

# 2 Applications

- Onboard charger
- DC/DC converter
- Rotor excitation
- **HVAC** compressor
- High-voltage PDU
- EV charging

# 3 Description

The TMCS1126-Q1 is a galvanically isolated Halleffect current sensor with industry leading isolation and accuracy. An output voltage proportional to the input current is provided with excellent linearity and low drift at all sensitivity options. Precision signal conditioning circuitry with built-in drift compensation is capable of less than 1.4% maximum sensitivity error over temperature and lifetime with no system level calibration, or less than 0.9% maximum sensitivity error including both lifetime and temperature drift with a one-time calibration at room temperature.


AC or DC input current flows through an internal conductor generating a magnetic field measured by integrated, on-chip, Hall-effect sensors. Coreless construction eliminates the need for magnetic concentrators. Differential Hall sensors interference from stray external magnetic fields. Low conductor resistance increases measurable current ranges up to ±103A while minimizing power loss and easing thermal dissipation requirements. Insulation capable of withstanding 5kV<sub>RMS</sub>, coupled with a minimum of 8mm creepage and clearance, provides high levels of reliable lifetime reinforced working voltage. Integrated shielding enables excellent common-mode rejection and transient immunity.

Fixed sensitivity allows the device to operate from a single 3V to 5.5V power supply, eliminating ratiometry errors and improving supply noise rejection. TI provides the TMCS1126xxB-Q1 as a lower-cost option.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TMCS1126-Q1	DVG (SOIC, 10)	10.3mm × 10.3mm

- For all available packages, see Section 12.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Typical Application** 



# **Table of Contents**

1 Features1	
2 Applications1	
3 Description1	9
4 Device Comparison3	
5 Pin Configuration and Functions4	
6 Specifications5	
6.1 Absolute Maximum Ratings5	
6.2 ESD Ratings5	1
6.3 Recommended Operating Conditions5	
6.4 Thermal Information5	
6.5 Insulation Specifications6	
6.6 Electrical Characteristics7	
6.7 Typical Characteristics12	
7 Parameter Measurement Information15	
7.1 Accuracy Parameters15	
7.2 Transient Response Parameters	
7.3 Safe Operating Area19	1
8 Detailed Description21	1
8.1 Overview21	
8.2 Functional Block Diagram	

8.3 Feature Description	22
8.4 Device Functional Modes	27
9 Application and Implementation	. 27
9.1 Application Information	
9.2 Typical Application	. 30
9.3 Power Supply Recommendations	.33
9.4 Layout	. 34
10 Device and Documentation Support	.35
10.1 Device Nomenclature	35
10.2 Device Support	. 35
10.3 Documentation Support	. 35
10.4 Receiving Notification of Documentation Updates.	.36
10.5 Support Resources	. 36
10.6 Trademarks	.36
10.7 Electrostatic Discharge Caution	.36
10.8 Glossary	.36
11 Revision History	. 36
12 Mechanical, Packaging, and Orderable	
Information	. 36



# **4 Device Comparison**

**Table 4-1. Device Comparison** 

PRODUCT <sup>(3)</sup>	SENSITIVITY	ZERO CURRENT OUTPUT	I <sub>IN</sub> LINEAR MEASU	REMENT RANGE(1)
PRODUCTO	SENSITIVITY	VOLTAGE	V <sub>S</sub> = 5V	V <sub>S</sub> = 3.3V
TMCS1126ADx-Q1	20mV/A		±120A <sup>(2)</sup>	-120A to 35A <sup>(2)</sup>
TMCS1126A1x-Q1	25mV/A		±96A <sup>(2)</sup>	-96A to 28A <sup>(2)</sup>
TMCS1126A7x-Q1	30mV/A		±80A <sup>(2)</sup>	-80A to 23.3A <sup>(2)</sup>
TMCS1126A8x-Q1	40mV/A	2.57	±60A <sup>(2)</sup>	-60A to 17.5A <sup>(2)</sup>
TMCS1126A2x-Q1	50mV/A	2.5V	±48A <sup>(2)</sup>	-48A to 14A <sup>(2)</sup>
TMCS1126A3x-Q1	75mV/A		±32A	-32A to 9.3A
TMCS1126A4x-Q1	100mV/A		±24A	–24A to 7A
TMCS1126A5x-Q1	150mV/A		±16A	-16A to 4.7A
TMCS1126B6x-Q1	15mV/A		-103.3A to 216.7A <sup>(2)</sup>	±103.3A <sup>(2)</sup>
TMCS1126BDx-Q1	20mV/A		-77.5A to 162.5A <sup>(2)</sup>	±77.5A <sup>(2)</sup>
TMCS1126B1x-Q1	25mV/A		-62A to 130A <sup>(2)</sup>	±62A <sup>(2)</sup>
TMCS1126BCx-Q1	26.4mV/A		-58.7A to 123A <sup>(2)</sup>	±58.7A <sup>(2)</sup>
TMCS1126B9x-Q1	33mV/A		-46.9A to 98.5A <sup>(2)</sup>	±46.9A <sup>(2)</sup>
TMCS1126BBx-Q1	39.6mV/A		-39.1A to 82A <sup>(2)</sup>	±39.1A <sup>(2)</sup>
TMCS1126B8x-Q1	40mV/A	1.65V	-38.7A to 81.2A <sup>(2)</sup>	±38.7A <sup>(2)</sup>
TMCS1126B2x-Q1	50mV/A		-31A to 65A <sup>(2)</sup>	±31A
TMCS1126BAx-Q1	66mV/A	1.65V	-23.5A to 49.2A <sup>(2)</sup>	±23.5A
TMCS1126B3x-Q1	75mV/A		-20.7A to 43.3A <sup>(2)</sup>	±20.7A
TMCS1126B4x-Q1	100mV/A		-15.5A to 32.5A	±15.5A
TMCS1126BEx-Q1	MCS1126A7x-Q1 30mV/A MCS1126A8x-Q1 40mV/A MCS1126A2x-Q1 50mV/A MCS1126A3x-Q1 75mV/A MCS1126A4x-Q1 100mV/A MCS1126A5x-Q1 150mV/A MCS1126B0x-Q1 20mV/A MCS1126B1x-Q1 25mV/A MCS1126B9x-Q1 33mV/A MCS1126B8x-Q1 39.6mV/A MCS1126B8x-Q1 40mV/A MCS1126B8x-Q1 50mV/A MCS1126B8x-Q1 150mV/A MCS1126B8x-Q1 150mV/A MCS1126B8x-Q1 50mV/A MCS1126B8x-Q1 50mV/A MCS1126B8x-Q1 50mV/A MCS1126B3x-Q1 50mV/A MCS1126B3x-Q1 50mV/A MCS1126B4x-Q1 150mV/A MCS1126B5x-Q1 150mV/A MCS1126B5x-Q1 150mV/A MCS1126C1x-Q1 25mV/A MCS1126C2x-Q1 50mV/A MCS1126C2x-Q1 50mV/A MCS1126C3x-Q1 75mV/A MCS1126C3x-Q1 75mV/A MCS1126C3x-Q1 75mV/A MCS1126C3x-Q1 75mV/A MCS1126C3x-Q1 75mV/A MCS1126C3x-Q1 75mV/A MCS1126C4x-Q1 100mV/A		-11.7A to 24.6A	±11.7A
TMCS1126B5x-Q1	150mV/A		-10.3A to 21.7A	±10.3A
TMCS1126C1x-Q1	25mV/A		-9.2A to 183A <sup>(2)</sup>	-9.2A to 115A <sup>(2)</sup>
TMCS1126C2x-Q1	50mV/A		-4.6A to 91.4A <sup>(2)</sup>	-4.6A to 57.4A <sup>(2)</sup>
TMCS1126C3x-Q1			-3.1A to 60.9A <sup>(2)</sup>	-3.1A to 38.3A <sup>(2)</sup>
TMCS1126C4x-Q1	100mV/A		-2.3A to 45.7A <sup>(2)</sup>	-2.3A to 28.7A
TMCS1126C5x-Q1	150mV/A		-1.5A to 30.5A	-1.5A to 19.1A

<sup>(1)</sup> Linear range limited by the maximum output swing to power supply (3V to 5.5V) and ground, not by thermal limitations.

<sup>(2)</sup> Current levels must remain below both allowable continuous DC/RMS and transient peak current safe operating areas to not exceed device thermal limits. See the Safe Operating Area section.

<sup>(3)</sup> For more information on the device name and device options, see the *Device Nomenclature* section.



# **5 Pin Configuration and Functions**




Figure 5-1. DVG Package 10-Pin SOIC Top View

**Table 5-1. Pin Functions** 

	PIN	TYPE	DESCRIPTION		
NO.	NAME	IIFE	DESCRIPTION		
1	IN+	Analog Input	Input current positive pin		
2	IN-	Analog Input	Input current negative pin		
3	OC	Digital Output	Overcurrent output, open-drain active low. Connect pin to GND if not used.		
4	VS	Analog	Power supply		
5	VOC	Analog Input	Overcurrent threshold. Sets overcurrent threshold. Connect pin to VS if not used.		
6	VOUT	Analog Output	Output voltage		
7	VREF	Analog Output	Zero current output voltage reference		
8	NC	-	Reserved. Pin can be connected to GND or left floating.		
9	GND	Analog	Ground		
10	NC	-	Reserved. Pin can be connected to GND or left floating.		

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		,	MIN	MAX	UNIT
Supply voltage	Vs		GND - 0.3	6	V
Analog input		VOC			
Analog output		VOUT, VREF	GND – 0.3	(V <sub>S</sub> ) + 0.3	V
Digital output		<u>oc</u>	GND = 0.3	(V <sub>S</sub> ) + 0.3	V
No Connect		NC			
Junction temperature	TJ		-65	165	°C
Storage temperature	T <sub>stg</sub>		-65	165	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

		VALUE	UNIT	
\/	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Operating supply voltage	3	5	5.5	V
T <sub>A</sub> <sup>(1)</sup>	Operating free-air temperature	-40		125	°C

<sup>(1)</sup> Input current safe operating area is constrained by junction temperature. Recommended condition based on use with the TMCS1126xEVM. Input current rating is derated for elevated ambient temperatures.

### 6.4 Thermal Information

		TMCS1126 <sup>(2)</sup>	
	THERMAL METRIC <sup>(1)</sup>	DVG (SOIC-W-10)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27.9	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	10.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	4.4	
$\Psi_{JB}$	Junction-to-board characterization parameter	8.3	

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.
- (2) Applies when device is mounted on the TMCS1126xEVM. For more details, see the Safe Operating Area section.

Copyright © 2024 Texas Instruments Incorporated



### 6.5 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	AL			
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	≥ 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	≥ 8	mm
CTI	Comparative tracking index	DIN EN 60112; IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V <sub>RMS</sub>	I-IV	
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1344	V <sub>PK</sub>
	Maximum rainfarand inclution working voltage	AC veltage (eine weve)	600	V <sub>RMS</sub>
V	Maximum reinforced isolation working voltage	AC voltage (sine wave)	849	V <sub>DC</sub>
$V_{IOWM}$	Maximum basic isolation working voltage	AC voltage (sine wave)	950	V <sub>RMS</sub>
	Maximum basic isolation working voltage		1344	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = \sqrt{2} \times V_{ISO}$ , t = 60s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1s (100% production)	7071	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(2)</sup>	Test method per IEC 62368-1, 1.2/50µs waveform, V <sub>TEST</sub> = 1.3 × V <sub>IOSM</sub> (qualification)	10000	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(3)</sup>	Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = 1.2 \times V_{IOTM},  t_{ini} = 1s;  V_{pd(m)} = 1.875 \times V_{IORM},  t_m = 1s$	≤5	pC
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(4)</sup>	V <sub>IO</sub> = 0.4 sin (2πft), f = 1MHz	0.6	pF
		V <sub>IO</sub> = 500V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω
$R_{IO}$	Isolation resistance, input to output <sup>(4)</sup>	V <sub>IO</sub> = 500V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500V at T <sub>S</sub> = 150°C	> 109	Ω
	Pollution degree		2	
UL 1577				-
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1s (100% production)	5000	V <sub>RMS</sub>

Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Take care to maintain the creepage and clearance distance of the board design to make sure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

- (2) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- Apparent charge is electrical discharge caused by a partial discharge (pd). (3)
- All pins on each side of the barrier tied together creating a two-terminal device.



# **6.6 Electrical Characteristics**

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT							
R <sub>IN</sub>	Input Conductor Resistance	IN+ to IN-		0.7		mΩ	
R <sub>IN</sub>	Input Conductor Resistance Temperature Drift	T <sub>A</sub> = -40°C to 125°C		2.1		μΩ/°C	
	W : 0 (i) 1 (0 (d)	T <sub>A</sub> = 25°C		80		•	
I <sub>IN,MAX</sub>	Maximum Continuous Input Current <sup>(1)</sup>	T <sub>A</sub> = 125°C		44		A <sub>RMS</sub>	
OUTPUT					'		
		TMCS1126x6x-Q1		15			
		TMCS1126xDx-Q1		20			
		TMCS1126x1x-Q1		25			
		TMCS1126xCx-Q1		26.4			
		TMCS1126x7x-Q1		30			
	Sensitivity	TMCS1126x9x-Q1		33		mV/A	
S		TMCS1126xBx-Q1		39.6			
5		TMCS1126x8x-Q1		40			
		TMCS1126x2x-Q1		50			
		TMCS1126xAx-Q1		66			
		TMCS1126x3x-Q1		75			
		TMCS1126x4x-Q1		100			
		TMCS1126xEx-Q1		132			
		TMCS1126x5x-Q1		150			
	Sensitivity Error: Grade A	TMCS1126xxA-Q1, 0.05V ≤ V <sub>OUT</sub> ≤ V <sub>S</sub> − 0.2V		±0.1	±0.4	%	
e <sub>S</sub>	Sensitivity Error: Grade B	TMCS1126xxB-Q1, 0.05V ≤ V <sub>OUT</sub> ≤ V <sub>S</sub> − 0.2V		±0.3	±1	70	
<b>C</b>	Sensitivity Thermal Drift: Grade A	TMCS1126xxA-Q1, $0.05V \le V_{OUT} \le V_S - 0.2V$ , $T_A = -40^{\circ}C$ to $125^{\circ}C$		±20	±50	nnm/°C	
S <sub>drift,therm</sub>	Sensitivity Thermal Drift: Grade B	TMCS1126xxB-Q1, $0.05V \le V_{OUT} \le V_S - 0.2V$ , $T_A = -40^{\circ}C$ to $125^{\circ}C$		±40	±100	ppm/°C	
S <sub>drift, life</sub>	Sensitivity Lifetime Drift <sup>(2)</sup>	$0.05V \le V_{OUT} \le V_{S} - 0.2V$		±0.2	±0.5	%	
_	Nonlinearity Error: Grade A	TMCS1126xxA-Q1, V <sub>OUT</sub> = 0.1V to V <sub>S</sub> - 0.1V		±0.1		0/	
e <sub>NL</sub>	Nonlinearity Error: Grade B	TMCS1126xxB-Q1, V <sub>OUT</sub> = 0.1V to V <sub>S</sub> - 0.1V		±0.2		%	
		TMCS1126Axx-Q1, I <sub>IN</sub> = 0A		2.5			
V <sub>OUT,0A</sub>	Zero Current Output Voltage	TMCS1126Bxx-Q1, I <sub>IN</sub> = 0A		1.65		V	
		TMCS1126Cxx-Q1, I <sub>IN</sub> = 0A		0.33			



	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		TMCS1126x6A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.1	±0.8	
		TMCS1126xDA-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.2	±1	
		TMCS1126x1A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.2	±1	
		TMCS1126xCA-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.2	±1	
		TMCS1126x7A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.2	±1	
		TMCS1126x9A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.2	±1	
	Output Voltage Offset Error: Crade A	TMCS1126xBA-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.3	±1.5	
	Output Voltage Offset Error: Grade A	TMCS1126x8A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.3	±1.5	
		TMCS1126x2A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.3	±1.5	
		TMCS1126xAA-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.4	±2	mV
		TMCS1126x3A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.4	±2	
		TMCS1126x4A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.5	±2.5	
		TMCS1126xEA-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.6	±3	
		TMCS1126x5A-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.6	±3	
Ē		TMCS1126x6B-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.4	±1.5	
		TMCS1126xDB-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.7	±2	
		TMCS1126x1B-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.7	±2	
		TMCS1126xCB-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.7	±2	
		TMCS1126x7B-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.7	±2	
		TMCS1126x9B-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.7	±2	
	Output Valle as Offert Fancy Orde B	TMCS1126xBB-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.8	±2.5	
	Output Voltage Offset Error: Grade B	TMCS1126x8B-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.8	±2.5	
		TMCS1126x2B-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±0.8	±2.5	
		TMCS1126xAB-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±1	±3	
		TMCS1126x3B-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±1	±3	
		TMCS1126x4B-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±1.5	±4.5	
		TMCS1126xEB-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±2	±6	
		TMCS1126x5B-Q1, V <sub>OUT.0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A		±2	±6	



at  $T_A$  = 25°C,  $V_S$  = 5V on TMCS1126Axx-Q1,  $V_S$  = 3.3V on TMCS1126Bxx-Q1 and TMCS1126Cxx-Q1 (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN TYP	MAX	UNIT	
		TMCS1126x6x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±10	±30		
		TMCS1126xDx-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±10	±30		
		TMCS1126x1x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±10	±30		
		TMCS1126xCx-Q1, $V_{OUT,0A} - V_{REF}$ , $I_{IN} = 0A$ , $T_A = -40$ °C to 125°C	±15	±40		
		TMCS1126x7x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±15	±40		
		TMCS1126x9x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±15	±40		
$V_{OE, drift,}$	Output Valle are Offert The arrest Deiff	TMCS1126xBx-Q1, $V_{OUT,0A} - V_{REF}$ , $I_{IN} = 0A$ , $T_A = -40$ °C to 125°C	±15	±40		
therm	Output Voltage Offset Thermal Drift	TMCS1126x8x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±15	±40	μV/°C	
		TMCS1126x2x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±15	±40		
		TMCS1126xAx-Q1, $V_{OUT,0A} - V_{REF}$ , $I_{IN} = 0A$ , $T_A = -40$ °C to 125°C	±20	±50		
		TMCS1126x3x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±20	±70		
		TMCS1126x4x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±30	±80		
		TMCS1126xEx-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±40	±100		
		TMCS1126x5x-Q1, V <sub>OUT,0A</sub> - V <sub>REF</sub> , I <sub>IN</sub> = 0A, T <sub>A</sub> = -40°C to 125°C	±40	±100		
I <sub>OS, drift, life</sub>	Offset Lifetime Drift <sup>(2)</sup>	Input Referred, (V <sub>OUT,0A</sub> - V <sub>REF</sub> ) / S, I <sub>IN</sub> = 0A	±8	±16	mA	
DCDD	Power Supply Rejection Ratio: Grade A	TMCS1126xxA-Q1, Input Referred, $V_S$ = 3V to 5.5V, $T_A$ = -40°C to 125°C	±10	±45	A D /	
PSRR	Power Supply Rejection Ratio: Grade B	TMCS1126xxB-Q1, Input Referred, $V_S$ = 3V to 5.5V, $T_A$ = -40°C to 125°C	±40	±80	mA/V	
CMTI	Common Mode Transient Immunity <sup>(3)</sup>	V <sub>CM</sub> = 1000V, ΔV <sub>OUT</sub> < 200mV, 1μs	150		kV/μs	
CMRR	Common Mode Rejection Ratio	Input Referred, DC to 60Hz	5		μA/V	
CMFR	Common Mode Field Rejection	Uniform External Magnetic Field, Input Referred, DC to 1kHz		10	mA/mT	
	Input Noise Density	Input Referred, Full Bandwidth	150		µA/√ <del>Hz</del>	
C <sub>L,MAX</sub>	Maximum Capacitive Load	VOUT to GND	4.7		nF	
	Short Circuit Output Current	VOUT short to GND, short to V <sub>S</sub>	50		mA	
Swing <sub>VS</sub>	Swing to V <sub>S</sub> Power Supply Rail	D = 401/0 t= CND T = 4000 t= 40000	V <sub>S</sub> - 0.02	V <sub>S</sub> - 0.05	V	
Swing <sub>GND</sub>	Swing to GND	$R_L$ = 10kΩ to GND, $T_A$ = -40°C to 125°C	5	10	mV	
BANDWID	TH & RESPONSE			'		
BW	Analog Bandwidth	- 3dB Gain	550		kHz	
SR	Slew Rate <sup>(4)</sup>	Output rate of change between reaching 10% and 90% of final value as shown in <i>Figure</i> 7-2 with a 100ns input step	6		V/µs	
t <sub>r</sub>	Response Time <sup>(4)</sup>	Time between input and output reaching 90% of final values, as shown in <i>Figure 7-2</i> with a 100ns input step and a 1V output transition	250		ns	
t <sub>pd</sub>	Propagation Delay <sup>(4)</sup>	Time between input and output reaching 10% of final values as shown in <i>Figure 7-2</i> with a 100ns input step and a 1V output transition	60		ns	
	Current Overload Recovery Time		300		ns	




	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTEGR	ATED REFERENCE		<u>'</u>			
		TMCS1126AxA-Q1	2.496	2.5	2.504	
$V_{REF}$	Reference Output Voltage: Grade A	TMCS1126BxA-Q1	1.647	1.65	1.653	V
		TMCS1126CxA-Q1	0.329	0.33	0.331	
		TMCS1126AxA-Q1		20	50	
	Reference Output Thermal Drift: Grade A	TMCS1126BxA-Q1		15	33	μV/°C
		TMCS1126CxA-Q1		3	7	
		TMCS1126AxA-Q1		±1.3	±2.5	
	Reference Output Lifetime Drift: Grade A	TMCS1126BxA-Q1		±0.9	±1.7	mV
		TMCS1126CxA-Q1		±0.3	±0.5	
		TMCS1126AxB-Q1	2.49	2.5	2.51	
$V_{REF}$	Reference Output Voltage: Grade B	TMCS1126BxB-Q1	1.64	1.65	1.66	V
		TMCS1126CxB-Q1	0.32	0.33	0.34	
		TMCS1126AxA-Q1		40	100	
	Reference Output Thermal Drift: Grade B	TMCS1126BxA-Q1		25	65	μV/°C
		TMCS1126CxA-Q1		5	15	
		TMCS1126AxB-Q1		±3	±5	
	Reference Output Lifetime Drift: Grade B	TMCS1126BxB-Q1		±2	±3.5	mV
		TMCS1126CxB-Q1		±0.6	±1	
	Reference Output Voltage PSRR	V <sub>S</sub> = 3V to 5.5V		80	150	μV/V
	Maximum Reference Output Capacitive Load			20		nF
	Reference Output Voltage Load Regulation	V <sub>REF</sub> load = -5mA, 0mA, 5mA		0.25		mV/mA


	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVER C	URRENT DETECTION		'			
V <sub>oc</sub>	Over Current Detection Threshold Voltage	V <sub>OC</sub> = S x I <sub>OC</sub> / 2.5	0.3		Vs	V
R <sub>oc</sub>	Over Current Input Impedance		120			kΩ
		TMCS1126x6x-Q1		8.4		
		TMCS1126xDx-Q1		8.4		
		TMCS1126x1x-Q1		4.5		
		TMCS1126xCx-Q1		4.5		
		TMCS1126x7x-Q1		3.6		
		TMCS1126x9x-Q1		3.4		
	Over Current Husteresia	TMCS1126xBx-Q1		4.7		^
	Over Current Hysteresis	TMCS1126x8x-Q1		4.7		Α
		TMCS1126x2x-Q1		3.5		
		TMCS1126xAx-Q1		2.5		
		TMCS1126x3x-Q1		2.2		
		TMCS1126x4x-Q1		1.4		
		TMCS1126xEx-Q1		2.7		
		TMCS1126x5x-Q1		2.7		
	I <sub>OC</sub> Error	T <sub>A</sub> = -40°C to 125°C		±2	±10	%
	Over Current Detection Response Time	I <sub>IN</sub> step = 120% of I <sub>OC</sub>		100	250	ns
OC ,OL	OC Pin Pull-down Voltage	$I_{OL} = 3\text{mA}$ . $T_A = -40^{\circ}\text{C}$ to 125°C	GND	0.07	0.2	V
POWER	SUPPLY					
/ <sub>S</sub>	Supply Voltage	T <sub>A</sub> = -40°C to 125°C	3.0		5.5	V
	Quiescent Current	T <sub>A</sub> = 25°C		11	14	mA
Q	Quiescent Current	T <sub>A</sub> = -40°C to 125°C			14.5	mA
	Power On Time	Time from V <sub>S</sub> > 3V to valid output		34		ms

- (1) Thermally limited by junction temperature, see Absolute Maximum Ratings. Applies when device mounted on TMCS1126xEVM. For more details, see the Safe Operating Area section.
- (2) Lifetime and environmental drift specifications based on three lot AEC-Q100 qualification stress test results. Typical values are population mean+1σ from worst case stress test condition. Min/max are tested device population mean±6σ; devices tested in AEC-Q100 qualification stayed within min/max limits for all stress conditions. See *Lifetime and Environmental Stability* section for more details.
- (3) Refer to the Common-Mode Transient Immunity section for details on common-mode transient response.
- (4) Refer to the *Transient Response Parameters* section for details on transient response of the device.




# **6.7 Typical Characteristics**









### 7 Parameter Measurement Information

# 7.1 Accuracy Parameters

The ideal first-order transfer function of the TMCS1126-Q1 is given by Equation 1, where the output voltage is a linear function of input current. The accuracy of the device is quantified both by the error terms in the transfer function parameters, as well as by nonidealities that introduce additional error terms not in the simplified linear model. See *Total Error Calculation Examples* for example calculations of total error, including all device error terms.

$$V_{OUT} = (I_{IN} \times S) + V_{REF} \tag{1}$$

#### where

- V<sub>OUT</sub> is the analog output voltage.
- I<sub>IN</sub> is the isolated input current.
- · S is the sensitivity of the device.
- V<sub>RFF</sub> is the zero current reference output voltage for the device variant.

### 7.1.1 Sensitivity Error

Sensitivity is the proportional change in the sensor output voltage due to a change in the input conductor current. This sensitivity is the slope of the first-order transfer function of the sensor (see Figure 7-1). The sensitivity of the TMCS1126-Q1 is tested and calibrated at the factory for high accuracy.




Figure 7-1. Sensitivity, Offset, and Nonlinearity Error

Sensitivity error  $e_S$  is the deviation from ideal sensitivity and is defined in Equation 2 as the variation of the best-fit measured sensitivity from the ideal sensitivity.

$$e_{S} = \frac{(S_{fit} - S_{ideal})}{S_{ideal}}$$
 (2)

#### where

- e<sub>S</sub> is the sensitivity error.
- S<sub>fit</sub> is the best fit sensitivity.
- S<sub>Ideal</sub> is the ideal sensitivity.

Sensitivity thermal drift  $S_{drift,therm}$  is the change in sensitivity with temperature and is reported in ppm/°C. To calculate sensitivity error at any given temperature T use Equation 3 to multiply the sensitivity thermal drift by the change in temperature from 25°C and add that value to the sensitivity error at 25°C.

$$e_{S, \Delta T} = e_{S, 25^{\circ}C} + (S_{drift, therm} \times \Delta T)$$
(3)

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### where

- S<sub>drift.therm</sub> is the sensitivity drift over temperature in ppm/°C.
- ΔT is the change in device temperature from 25°C.

Sensitivity lifetime drift  $S_{drift,life}$  is the change in sensitivity due to operational and environmental stresses over the entire lifetime of the device, and is reported as a worst-case percentage change in sensitivity over lifetime at  $25^{\circ}$ C.

#### 7.1.2 Offset Error and Offset Error Drift

Offset error is the deviation from the ideal output with zero input current and most often limits measurement accuracy at low input current levels. Offset error can be referred to the output as offset voltage error or referred to the input as offset current error. When divided by device sensitivity, S, output voltage offset error  $V_{OE}$  is input referred as input current offset error  $I_{OS}$  (see Equation 4). Offset error referred to the input (RTI) allows for more direct comparisons or offset error with input current. Regardless of whether offset error is referred to the input as current offset error  $I_{OS}$ , or to the output as voltage offset error  $V_{OE}$ , offset error is a single error source and must only be included once in either input-referred or output-referred error calculations.

$$I_{OS} = \frac{V_{OE}}{S} \tag{4}$$

As shown in Figure 7-1, the output voltage offset error  $V_{OE}$  of the TMCS1126-Q1 is the difference between the zero current output voltage  $V_{OUT.0A}$  and the zero current output reference voltage  $V_{REF}$  (see Equation 5).

$$V_{OE} = V_{OUT, OA} - V_{REF}$$
 (5)

The output offset error V<sub>OE</sub> includes magnetic offset error in the Hall sensor and offset voltage error in the signal chain. The internal zero current output reference voltage is brought out to pin VREF so that errors in the internal reference voltage as well as errors introduced at the system level can be removed.

Offset drift is the change in the offset as a function of temperature T. Output offset drift is reported in  $\mu V/^{\circ}C$ . To calculate offset error at any given temperature, multiply the offset drift by the change in temperature and add that value to the offset error at 25°C (see Equation 6).

$$V_{OE, \Delta T} = V_{OE, 25^{\circ}C} + (V_{OE, drift} \times \Delta T)$$
(6)

#### where

- $V_{OE,drift}$  is the output voltage offset drift with temperature in  $\mu V/^{\circ}C$ .
- ΔT is the change in device temperature from 25°C.

### 7.1.3 Nonlinearity Error

Nonlinearity is the deviation of the output voltage from a linear relationship to the input current. Nonlinearity voltage, as shown in Figure 7-1, is the maximum voltage deviation from the best-fit line based on measured parameters (see Equation 7).

$$V_{NL} = V_{OUT, meas} - \left[ (I_{meas} \times S_{fit}) + V_{OUT, OA} \right]$$
(7)

#### where

- V<sub>OUT.meas</sub> is the voltage output at maximum deviation from best fit.
- I<sub>meas</sub> is the input current at maximum deviation from best fit.
- S<sub>fit</sub> is the best-fit sensitivity of the device.
- V<sub>OUT.0A</sub> is the device zero current output voltage.

Nonlinearity error for the TMCS1126-Q1 is specified as a percentage of the full-scale output range,  $V_{FS}$  (see Equation 8).

$$e_{NL} = \frac{V_{NL}}{V_{FS}} \tag{8}$$

# 7.1.4 Power Supply Rejection Ratio

Power supply rejection ratio (PSRR) is the change in device offset due to variations in supply voltage. Use Equation 9 to calculate input referred offset errors caused by supply variations on TMCS1126Axx-Q1 variants. Use Equation 10 to calculate input referred offset errors caused by supply variations on TMCS1126Bxx-Q1 and TMCS1126Cxx-Q1 variants.

$$e_{PSRR,A} = PSRR \times (V_S - 5V) \tag{9}$$

$$e_{PSRR, B} = e_{PSRR, C} = PSRR \times (V_S - 3.3V)$$
(10)

#### where

- PSRR is the input referred power supply rejection ratio in mA/V.
- V<sub>S</sub> is the operational supply voltage.

### 7.1.5 Common-Mode Rejection Ratio

Common-mode rejection ratio (CMRR) quantifies the effective input current error due to varying voltage on the isolated input of the device. Due to magnetic coupling and galvanic isolation of the current signal, the TMCS1126-Q1 has very high rejection of input common-mode voltage. Use Equation 11 to calculate the error contribution from the input common-mode voltage  $V_{CM}$ .

$$e_{CMRR} = CMRR \times V_{CM} \tag{11}$$

#### where

- CMRR is the input-referred common-mode rejection in μΑ/V.
- V<sub>CM</sub> is the operational AC or DC voltage on the input of the device.

### 7.1.6 External Magnetic Field Errors

The TMCS1126-Q1 suppresses interference from external magnetic fields generated by adjacent high-current carrying conductors, nearby motors, magnets, or any other sources of stray magnetic fields. Common-mode field rejection (CMFR) quantifies the effective input-referred error caused by stray magnetic fields. Use Equation 12 to calculate error contributions from stray external magnetic fields  $B_{\text{EXT}}$ .

$$e_{\text{Bext}} = B_{\text{EXT}} \times \text{CMFR} \tag{12}$$

### where

- B<sub>EXT</sub> is the intensity of the external magnetic field in mT.
- CMRF is the common-mode field rejection in mA/mT.

### 7.2 Transient Response Parameters

Critical TMCS1126-Q1 transient step response parameters are shown in Figure 7-2. Propagation delay,  $t_{pd}$ , is the time period between the input current waveform reaching 10% of the final value and the output voltage,  $V_{OUT}$ , reaching 10% of the final value. Response time,  $t_r$ , is the time period between the input current reaching 90% of the final value and the output voltage reaching 90% of the final value, for an input current step sufficient to cause a 1V change in the output voltage. Slew rate, SR, is defined as the rate of change between the output voltage reaching 10% and 90% of the final value during the sufficiently fast input current step.




Figure 7-2. Transient Step Response

### 7.2.1 CMTI, Common-Mode Transient Immunity

CMTI is the capability of the device to tolerate a rising or falling voltage step on the input without coupling significant disturbance on the output signal. The device is specified for the maximum common-mode transition rate when the output signal does not experience a disturbance greater than 200mV lasting longer than 1µs, as shown in Figure 7-3 with a 150kV/µs common-mode input step. Higher edge rates than the specified CMTI can be supported with sufficient filtering or blanking time after common-mode transitions.




Figure 7-3. Common-Mode Transient Response

### 7.3 Safe Operating Area

The isolated input current safe operating area (SOA) of the TMCS1126-Q1 is constrained by self-heating due to power dissipation in the input conductor. Depending upon the use case, the SOA is constrained by multiple conditions, including exceeding maximum junction temperature, Joule heating in the leadframe, or leadframe fusing under extremely high currents. These mechanisms depend greatly on input current amplitude and duration, along with ambient thermal conditions.

Current SOA strongly depends on the thermal environment and design of the system-level printed circuit board (PCB). Multiple thermal variables control the transfer of heat from the device to the surrounding environment, including air flow, ambient temperature, and PCB construction and design. All ratings are for a single TMCS1126-Q1 device mounted on the *TMCS1126xEVM*, or equivalent PCB design with no air flow under specified ambient temperature conditions. Device use profiles must satisfy continuous current conduction SOA capabilities for the thermal environment planned for system operation.

### 7.3.1 Continuous DC or Sinusoidal AC Current

The longest thermal time constants of device packaging and PCBs are in the order of seconds; therefore, any continuous DC or sinusoidal AC periodic waveform with a frequency higher than 1Hz can be evaluated based on the RMS continuous-current levels. The continuous-current capability has a strong dependence upon the operating ambient temperature range expected in operation. Figure 7-4 shows the maximum continuous current-handling capability of the device when mounted on the *TMCS1126xEVM*. Current capability falls off at higher ambient temperatures because of the reduced thermal transfer from junction-to-ambient and increased power dissipation in the leadframe. By improving the thermal design of an application, the SOA can be extended to higher currents at elevated temperatures. Using larger and heavier copper power planes, providing air flow over the board, or adding heat sinking structures to the area of the device can all improve thermal performance.




Figure 7-4. Maximum Continuous RMS Current vs Ambient Temperature

### 7.3.2 Repetitive Pulsed Current SOA

For applications where current is pulsed between a high current and no current, the allowable capabilities are limited by short-duration heating in the leadframe. The TMCS1126-Q1 can tolerate higher current ranges under some conditions, however, for repetitive pulsed events, the current levels must satisfy both the pulsed current SOA and the RMS continuous current constraint. Pulse duration, duty cycle, and ambient temperature all impact the SOA for repetitive pulsed events. Figure 7-5, Figure 7-6, Figure 7-7, and Figure 7-8 illustrate repetitive stress levels based on test results from the *TMCS1126xEVM* under which parametric performance and isolation integrity was not impacted post-stress for multiple ambient temperatures. At high duty cycles or long pulse durations, this limit approaches the continuous current SOA for a RMS value defined by Equation 13.

$$I_{IN, RMS} = I_{IN, P} \times \sqrt{D}$$
 (13)

#### where

- I<sub>IN.RMS</sub> is the RMS input current level
- I<sub>IN.P</sub> is the pulse peak input current
- D is the pulse duty cycle




Figure 7-5. Maximum Repetitive Pulsed Current vs. Pulse Duration




Figure 7-7. Maximum Repetitive Pulsed Current vs. Pulse Duration




Figure 7-6. Maximum Repetitive Pulsed Current vs. Pulse Duration




Figure 7-8. Maximum Repetitive Pulsed Current vs. Pulse Duration

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 7.3.3 Single Event Current Capability

Single higher-current events that are shorter duration can be tolerated by the TMCS1126-Q1 , because the junction temperature does not reach thermal equilibrium within the pulse duration. Figure 7-9 shows the short-circuit duration curve for the device for single current-pulse events, where the leadframe resistance changes after stress. This level is reached before a leadframe fusing event, but must be considered an upper limit for short duration SOA. For long-duration pulses, the current capability approaches the continuous RMS limit at the given ambient temperature.




Figure 7-9. Single-Pulse Leadframe Capability

# 8 Detailed Description

### 8.1 Overview

The TMCS1126-Q1 is a precision Hall-effect current sensor, providing high levels of reliable reinforced isolation working voltage, ambient field rejection and high current carrying capability. A maximum total lifetime error of less than 1.4% can be achieved with no system level calibration, or less than 1% maximum total error can be achieved with a one-time room temperature calibration (including both temperature and lifetime drift). Numerous device options are provided for both unidirectional and bidirectional current measurements. The input current flows through a conductor between the isolated input current pins. The conductor has a  $0.7 m\Omega$  resistance at room temperature and accommodates up to 44A<sub>RMS</sub> of continuous current at 125°C ambient temperature when used with printed circuit boards of comparable thermal design, such as the TMCS1126xEVM . The low-ohmic leadframe path reduces power dissipation compared to alternative current measurement methodologies, and does not require any external passive components, isolated supplies, or control signals on the high-voltage side. The magnetic field generated by the input current is sensed by a Hall sensor and amplified by a precision signal chain. The device can be used for both AC and DC current measurements and has a bandwidth of 500kHz. There are multiple fixed-sensitivity device options to choose from, providing a wide variety of bidirectional linear current sensing ranges from ±10A to ±103A, as well as unidirectional linear current sensing ranges from 19A to 183A. The TMCS1126-Q1 can operate with a low voltage supply ranging from 3V to 5.5V, and is optimized for high accuracy and temperature stability, with both offset and sensitivity compensated across the entire operating temperature range.



### 8.2 Functional Block Diagram




Figure 8-1. Function Block Diagram

### 8.3 Feature Description

## 8.3.1 Current Input

Input current to the TMCS1126-Q1 passes through the isolated high-voltage side of the package leadframe into and out of the IN+ and IN- pins. The current flowing through the package generates a magnetic field that is proportional to the input current, which is measured by an integrated on-chip galvanically-isolated, precision Hall sensor. As a result of the electrostatic shielding on the Hall sensor die, only the magnetic field generated by the input current is measured, thus limiting input voltage switching pass-through to the circuitry. This configuration allows for direct measurement of currents with high-voltage transients without signal distortion on the currentsensor output. The leadframe conductor has a low resistance and a positive temperature coefficient as defined in Electrical Characteristics.

### 8.3.2 Ambient Field Rejection

The TMCS1126-Q1 is designed to provide high levels of current measurement accuracy in harsh environments. Immunity to interference from stray magnetic fields allows for use in close proximity to high current carrying traces, motor windings, inductors, or any other erroneous source of stray magnetic fields. The TMCS1126-Q1 incorporates differential Hall sensors that are strategically located and configured to reject interference from stray external magnetic fields. Ambient Field Rejection (AFR) limited only by Hall element matching and package leadframe coupling reduces errors from stray magnetic fields.

### 8.3.3 High-Precision Signal Chain


The TMCS1126-Q1 uses a precision, low-drift signal chain with proprietary sensor linearization techniques to provide a highly accurate and stable current measurement across the full temperature range and lifetime of the device. The device is fully tested and calibrated at the factory to account for any variations in either silicon processing, assembly, or packaging of the device. The full signal chain provides a fixed sensitivity voltage output that is proportional to the current flowing through the leadframe of the isolated input.

### 8.3.3.1 Temperature Stability

The TMCS1126-Q1 includes a proprietary temperature compensation technique which results in significantly improved parametric drift across the full temperature range. This compensation technique accounts for changes in ambient temperature, self-heating, and package stress. A zero-drift signal chain architecture along with Hall sensor temperature compensation methods enable stable sensitivity while minimizing offset errors across temperature. System-level performance is drastically improved across required operating conditions.

### 8.3.3.2 Lifetime and Environmental Stability

In addition to large thermal drift, typical magnetic current sensors suffer an additional 2% to 3% drift in sensitivity due to aging over the lifetime of the device. The same proprietary compensation techniques used in the TMCS1126-Q1 to reduce temperature drift are also used to greatly reduce lifetime drift due to aging from stress and environmental conditions especially at high operating temperatures. As shown in the *Electrical Characteristics*, the TMCS1126-Q1 has industry leading lifetime sensitivity drift realized after Highly Accelerated Stress Tests (HAST) at 130°C and 85% relative humidity (RH) during standard three lot AEC-Q100 qualifications. Low sensitivity and offset drift within the bounds specified in the *Electrical Characteristics* are also observed after 1000 hour, 125°C high temperature operating life stress tests are performed as prescribed by AEC-Q100 qualifications. These tests mimic typical device lifetime operation, and show device performance variation due to aging is vastly improved compared with typical magnetic current sensors. Figure 8-2 and Figure 8-3 show the sensitivity and offset drift after a 1000 hour, 125°C high temperature operating life stress test as specified by AEC-Q100. Device operational performance varies over the lifetime of the device. This test mimics typical device lifetime operations and shows the likelihood of the device vastly improving performance compared to typical magnetic sensors.






Figure 8-2. Sensitivity Error Drift After AEC-Q100 High Temperature Operating Life Stress Test

Figure 8-3. Input-Referred Offset Drift After AEC-Q100 High Temperature Operating Life Stress Test

### 8.3.4 Internal Reference Voltage

The TMCS1126-Q1 has a precision internal reference that determines the zero current output voltage, V<sub>OUT,0A</sub>. Overall current sensing dynamic range can be optimized by choosing either of the three different zero current output voltage options listed in the *Device Comparison* table. These extremely low-drift precision zero current reference options are listed in Equation 14, Equation 15, and Equation 16. These equations are for precise bidirectional or unidirectional current measurements using various supply voltages ranging between 3.0V to 5.5V.

$$TMCS1126Axx-Q1 \rightarrow V_{OUT,0A} = V_{REF} = 2.5V \tag{14}$$

TMCS1126Bxx-Q1 
$$\rightarrow$$
 V<sub>OUT,0A</sub> = V<sub>REF</sub> = 1.65V (15)

$$TMCS1126Cxx-Q1 \rightarrow V_{OUT.0A} = V_{REF} = 0.33V \tag{16}$$

### 8.3.5 Current-Sensing Measurable Ranges

The zero current reference voltage,  $V_{REF}$ , along with device sensitivity, S, and supply voltage,  $V_{S}$ , determine the TMCS1126-Q1 linear input current measurement ranges listed in the *Device Comparison* table. The maximum linear output voltage,  $V_{OUT,max}$ , is limited to 100mV less than the supply voltage as shown in Equation 17. The minimum linear output voltage,  $V_{OUT,min}$ , is limited to 100mV above ground as shown in Equation 18.



$$V_{OUT, max} = V_S - 100 \text{mV} \tag{17}$$

$$V_{OUT, min} = 100 \text{mV} \tag{18}$$

Overall maximum dynamic range can be optimized with proper device selection by referring minimum and maximum linear output voltage swing to minimum and maximum linear input current range by dividing output voltage by sensitivity, S (see Equation 19 and Equation 20).

$$I_{IN, max +} = \frac{\left(V_{OUT, max} - V_{OUT, 0A}\right)}{S} \tag{19}$$

$$I_{IN, max -} = \frac{\left(V_{OUT, 0A} - V_{OUT, min}\right)}{S}$$
 (20)

#### where

- I<sub>IN max+</sub> is the maximum linear measurable positive input current.
- I<sub>IN max</sub> is the maximum linear measurable negative input current.
- S is the sensitivity of the device variant.
- V<sub>OUT 0A</sub> is the appropriate zero current output voltage.

As examples for determining linear input current measurement range, consider TMCS1126A2A-Q1, TMCS1126B2A-Q1 and TMCS1126C2A-Q1 devices, all with 50mV/A sensitivity as shown in the Device Comparison table. When used with a 5V supply, the TMCS1126A2A-Q1 has a balanced ±48A bidirectional linear current measurement range about the 2.5V zero current output reference voltage, V<sub>REF</sub>, as shown in Figure 8-4. When used with a 3.3V supply, the TMCS1126B2A-Q1 has a balanced ±31A bidirectional linear current measurement range about the 1.65V zero current output reference voltage. If used with a 5V supply, the linear current measurement range of the TMCS1126B2A-Q1 can be extended from -31A to 65A as shown in Figure 8-4. The TMCS1126C2A-Q1 with a 0.33V zero current reference voltage is intended for measuring unidirectional currents. When used with a 3.3V supply the TMCS1126C2A-Q1 has a unidirectional linear current measurement range from -5A to 57A which can be extended from -5A to 91.4A when used with a 5V supply.




Figure 8-4. Output Voltage Relationship to Input Current for TMCS1126x2A-Q1

### 8.3.6 Overcurrent Detection

In addition to the precision analog signal, the TMCS1126-Q1 also offers a fast digital overcurrent detection response. The Overcurrent Detection (OCD) circuit provides an open-drain comparator output that can be used to trigger a warning or initiate a system shutdown to prevent damage from excessive current flow caused by short circuits, motor stalls, or other unintended system conditions. This fast digital response can be configured

on both bidirectional and unidirectional devices to assert based on a signal that is anywhere from half to over twice the full-scale analog measurement range.

Use of this fast digital output  $\overline{OC}$  instead of the precision analog output VOUT to detect overcurrent events outside the nominal operating current range allows for higher dynamic range with higher sensitivity optimized for the nominal operating current range. Use of this fast digital output  $\overline{OC}$  also allows for lower overall signal noise from lower analog signal bandwidth than often needed when using the analog signal chain to detect fast overcurrent events.

### 8.3.6.1 Setting The User Configurable Overcurrent Threshold

The desired overcurrent threshold,  $I_{OC}$ , is set by applying an external voltage,  $V_{OC}$ , to the VOC pin according to Equation 21.

$$V_{OC} = \frac{S \times I_{OC}}{2.5}$$
 (21)

#### where

- S is the device sensitivity in mV/A.
- I<sub>OC</sub> is the desired overcurrent threshold.
- V<sub>OC</sub> is the voltage applied that sets the overcurrent threshold.

An example of how to set the desired overcurrent threshold,  $I_{OC}$ , is shown in Section 8.3.6.1.3. Regardless of which TMCS1126-Q1 sensitivity variant is chosen or which zero current output voltage option is selected, Equation 21 applies when calculating overcurrent threshold voltage  $V_{OC}$ . A digital-to-analog converter (DAC) can be used to set the desired overcurrent threshold  $I_{OC}$ , or a simple external resistor divider circuit can be used as shown in Section 8.3.6.1.1 or Section 8.3.6.1.2.

#### 8.3.6.1.1 Setting Overcurrent Threshold Using Power Supply Voltage

A simple external resistor divider driven from the power supply as shown in Figure 8-5 can be used to generate the external overcurrent voltage  $V_{OC}$  applied to the VOC pin to set the desired overcurrent threshold  $I_{OC}$  according to Equation 21.




Figure 8-5. User Configurable Overcurrent Threshold Using Power Supply Voltage

When using a resistor divider as shown in Figure 8-5, R2 must be less than  $10k\Omega$  to mitigate the impact of the VOC input impedance on overcurrent threshold accuracy.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

### 8.3.6.1.2 Setting Overcurrent Threshold Using Internal Reference Voltage

Higher overcurrent threshold accuracy can be achieved by using the zero current output reference voltage VREF as shown in Figure 8-6 to generate the external overcurrent voltage  $V_{OC}$  required to set the desired overcurrent threshold  $I_{OC}$  according to Equation 21.




Figure 8-6. User Configurable Overcurrent Threshold Using Zero Current Output Reference Voltage

When using a resistor divider as shown in Figure 8-6, R2 must be less than  $10k\Omega$  to mitigate the impact of the VOC input impedance on overcurrent threshold accuracy.

### 8.3.6.1.3 Setting Overcurrent Threshold Example

For example, to set a desired overcurrent threshold to  $I_{OC}$  = ±50A on bidirectional TMCS1126A3A-Q1 or TMCS1126B3A-Q1 devices with ±32A linear measurement range, as well as on the unidirectional TMCS1126C3A-Q1 device, size the resistors R1 and R2 to apply a voltage  $V_{OC}$  = 1.5V to the VOC pin according to Equation 21.

### with

- TMCS1126A3A-Q1, TMCS1126B3A-Q1 and TMCS1126B3A-Q1 device sensitivity, S = 75mV/A.
- Desired overcurrent threshold, I<sub>OC</sub> = ±50A.
- Applied overcurrent threshold voltage V<sub>OC</sub> = 1.5V.

### 8.3.6.2 Overcurrent Output Response

Figure 8-7 shows the active-low overcurrent digital output  $\overline{OC}$  response to bidirectional overcurrent events. When the input current exceeds  $|\pm I_{OC}|$  on a bidirectional device, the fast  $\overline{OC}$  pin is pulled low. The input current must return to within  $\pm I_{OC}$  by more than a hysteresis current  $I_{Hys}$  before the  $\overline{OC}$  pin resets back to the normal high-state.




Figure 8-7. Overcurrent Output Response

#### 8.4 Device Functional Modes

#### 8.4.1 Power-Down Behavior

As a result of the inherent galvanic isolation of the device, very little consideration must be paid to powering down the device, as long as the limits in the *Absolute Maximum Ratings* table are not exceeded on any pins. The isolated current input and the low-voltage signal chain can be decoupled in operational behavior, as either can be energized with the other shutdown, as long as the isolation barrier capabilities are not exceeded. The low-voltage power supply can be powered down while the isolated input is still connected to an active high-voltage signal or system.

# 9 Application and Implementation

### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 9.1 Application Information

The key feature sets of the TMCS1126-Q1 provide significant advantages in any application where an isolated current measurement is required.

- Galvanic isolation provides a high isolated working voltage and excellent immunity to input voltage transients.
- Hall-based measurement simplifies system level designs without the need for a power supply on the high-voltage (HV) side.
- An input current path through the low impedance conductor minimizes power dissipation.
- Excellent accuracy and low temperature drift eliminate the need for multipoint calibrations without sacrificing system performance.
- A wide operating supply range enables a single device to function across a wide range of voltage levels.

These advantages increase system-level performance while minimizing complexity for any application where precision current measurements must be made on isolated currents. Specific examples and design requirements are detailed in the following section.

### 9.1.1 Total Error Calculation Examples

Users can calculate the total error for any arbitrary device condition and current level. Consider error sources like input-referred offset current (I<sub>OS</sub>), Common Mode Rejection Ratio (CMRR), Power Supply Rejection Ratio (PSRR), sensitivity error, nonlinearity, as well as errors caused by any external magnetic fields (B<sub>EXT</sub>). Compare

Copyright © 2024 Texas Instruments Incorporated

each of these error sources in percentage terms, as some are significant drivers of error and some have inconsequential impact to current measurement error. Offset (Equation 22), CMRR (Equation 23), PSRR (Equation 24), and external magnetic field error (Equation 25) are all referred to the input, and so are divided by the actual input current I<sub>IN</sub> to calculate percentage errors. For sensitivity error and nonlinearity error calculations, the percentage limits explicitly specified in the *Electrical Characteristics* table can be used.

$$e_{Ios} = \frac{I_{OS}}{I_{IN}} \times 100\% = \frac{V_{OE}}{S \times I_{IN}} \times 100\%$$
 (22)

$$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}} \times 100\%$$
 (23)

$$e_{PSRR, A} = \frac{PSRR \times (V_S - 5V)}{I_{IN}} \times 100\%$$
;  $e_{PSRR, B} = e_{PSRR, C} = \frac{PSRR \times (V_S - 3.3V)}{I_{IN}} \times 100\%$  (24)

$$e_{\text{Bext}} = \frac{B_{\text{EXT}} \times \text{CMFR}}{I_{\text{IN}}} \times 100\%$$
 (25)

#### where

- V<sub>OE</sub> is the output-referred offset voltage error.
- V<sub>CM</sub> is the input common-mode voltage.
- e<sub>PSRR,A</sub> is the power supply rejection error for TMCS1126Axx-Q1 devices.
- e<sub>PSRR,B</sub> is the power supply rejection error for TMCS1126Bxx-Q1 devices.
- e<sub>PSRR.C</sub> is the power supply rejection error for TMCS1126Cxx-Q1 devices.
- V<sub>S</sub> is the supply voltage.
- CMFR is the common-mode magnetic field rejection.

When calculating error contributions across temperature, only offset error and sensitivity error contributions vary significantly. To determine the offset error across temperature, use Equation 26 to calculate total input-referred offset error current, I<sub>OS</sub>, at any ambient temperature, T<sub>A</sub>.

$$e_{Ios,\Delta T} = \frac{V_{OE, 25^{\circ}C} + (V_{OE, drift} \times |\Delta T|)}{S \times I_{IN}} \times 100\%$$
(26)

### where

- V<sub>OE,25°C</sub> is the output-referred offset error at 25°C.
- V<sub>OE.drift</sub> is the output-referred offset drift with temperature in μV/°C.
- ΔT is the change in temperature from 25°C.
- S is the sensitivity of the device variant.

Sensitivity error at 25°C is specified as  $e_{S,25^{\circ}C}$  in the *Electrical Characteristics* table along with sensitivity variation over temperature as sensitivity thermal drift  $S_{drift,therm}$  in ppm/°C. To determine the sensitivity error across temperature, use Equation 27 to calculate sensitivity error at any ambient temperature,  $T_A$ , over the given application operating ambient temperature range between  $-40^{\circ}C$  and  $125^{\circ}C$ .

$$e_{S,\Delta T} = e_{S,25^{\circ}C} + (S_{drift,therm} \times |\Delta T| \times 100\%)$$
(27)

To accurately calculate the total expected error of the device, the contributions from each of the individual components above must be understood in reference to operating conditions. To account for the individual error sources that are statistically uncorrelated, use a root sum square (RSS) error calculation to calculate total error. For the TMCS1126-Q1 , only the input-referred offset current ( $I_{OS}$ ), CMRR, and PSRR are statistically correlated. These error terms are lumped in an RSS calculation to reflect this nature, as shown in Equation 28 for room temperature and in Equation 29 across a given temperature range. The same methodology can be applied for calculating typical total error by using the appropriate error term specification.

$$e_{RSS} = \sqrt{(e_{Ios} + e_{PSRR} + e_{CMRR})^2 + (e_{Bext})^2 + (e_{S})^2 + (e_{NL})^2}$$
(28)



$$e_{RSS,\Delta T} = \sqrt{(e_{Ios,\Delta T} + e_{PSRR} + e_{CMRR})^2 + (e_{Bext})^2 + (e_{S,\Delta T})^2 + (e_{NL})^2}$$
(29)

The total error calculation has a strong dependence on the actual input current, therefore always calculate total error across the dynamic range that is required. These curves asymptotically approach the sensitivity and nonlinearity error at high current levels, and approach infinity at low current levels due to offset error terms with input current in the denominator. Key figures of merit for any current-measurement system include the total error percentage at full-scale current, as well as the dynamic range of input current over which the error remains below some key level. Figure 9-1 shows the RSS maximum total error as a function of input current for a TMCS1126A2A-Q1 at room temperature and across the full temperature range with a 5.25V supply.




Figure 9-1. RSS Error vs Input Current

#### 9.1.1.1 Room-Temperature Error Calculations

For room-temperature total error calculations, specifications across temperature and drift are ignored. As an example, consider a TMCS1126B2A-Q1 with a supply voltage ( $V_S$ ) of 3.1V and a worst-case common-mode excursion of 600V to calculate operating-point-specific parameters. Consider a measurement error due to an external 400 $\mu$ T magnetic field generated by a 20 $A_{DC}$  current flowing through an adjacent trace or conductor that is 10mm away. The full-scale current range of the device in specified conditions is slightly greater than ±31A, as shown in the *Device Comparison* table. In this case, the calculating error at both 25A and 12.5A highlights error dependencies on the input-current level. Table 9-1 shows the individual error components and RSS maximum total error calculations at room temperature under the conditions specified. Relative to other errors, the additional errors from CMRR, external ambient magnetic fields  $B_{EXT}$  and nonlinearity are negligible, and can typically be excluded from total error calculations.

**Table 9-1. Total Error Calculation: Room Temperature Example** 

ERROR COMPONENT	SYMBOL	EQUATION	ERROR AT I <sub>IN</sub> = 25A	ERROR AT I <sub>IN</sub> = 12.5A
Input offset error	e <sub>los</sub>	$e_{IOS} = \frac{I_{OS}}{I_{IN}} \times 100\% = \frac{V_{OE}}{S \times I_{IN}} \times 100\% = \frac{\pm 1.5 \text{mV}}{50 \text{mV/A} \times I_{IN}} \times 100\%$	±0.12%	±0.24%
PSRR error	e <sub>PSRR</sub>	$e_{PSRR} = \frac{PSRR \times (V_S - 3.3)}{I_{IN}} \times 100\%$	±0.04%	±0.07%
CMRR error	e <sub>CMRR</sub>	$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}} \times 100\%$	±0.01%	±0.02%
External Field error	e <sub>Bext</sub>	$e_{\text{Bext}} = \frac{B_{\text{EXT}} \times \text{CMFR}}{I_{\text{IN}}} \times 100\%$	±0.02%	±0.03%
Sensitivity error	e <sub>S</sub>	Specified in Electrical Characteristics	±0.4%	±0.4%

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



**Table 9-1. Total Error Calculation: Room Temperature Example (continued)** 

ERROR COMPONENT	SYMBOL	EQUATION	ERROR AT I <sub>IN</sub> = 25A	ERROR AT I <sub>IN</sub> = 12.5A
Nonlinearity error	e <sub>NL</sub>	Specified in Electrical Characteristics	±0.1%	±0.1%
RSS total error	e <sub>RSS</sub>	$e_{RSS} = \sqrt{(e_{Ios} + e_{PSRR} + e_{CMRR})^2 + (e_{Bext})^2 + (e_S)^2 + (e_{NL})^2}$	0.45%	0.53%

### 9.1.1.2 Full-Temperature Range Error Calculations

To calculate total error across any specific temperature range, use Equation 28 and Equation 29 for RSS maximum total errors, similar to the example for room temperatures. Conditions from the example in *Room-Temperature Error Calculations* are replaced with the respective equations and error components for a -40°C to 85°C temperature range below in Table 9-2.

Table 9-2. Total Error Calculation: -40°C to 85°C Example

ERROR COMPONENT	SYMBOL	EQUATION		ERROR AT I <sub>IN</sub> = 12.5A
Input offset error	e <sub>los,ΔT</sub>	$e_{IOS,\Delta T} = \frac{V_{OE, 25^{\circ}C} + (V_{OE, drift} \times  \Delta T )}{S \times I_{IN}} \times 100\%$	±0.31%	±0.62%
PSRR error	e <sub>PSRR</sub>	$e_{PSRR} = \frac{PSRR \times (V_S - 3.3)}{I_{IN}} \times 100\%$	±0.04%	±0.07%
CMRR error	e <sub>CMRR</sub>	$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}} \times 100\%$	±0.01%	±0.02%
External Field error	e <sub>Bext</sub>	$e_{\text{Bext}} = \frac{B_{\text{EXT}} \times \text{CMFR}}{I_{\text{IN}}} \times 100\%$	±0.02%	±0.03%
Sensitivity error	e <sub>S,ΔT</sub>	$e_{S,\Delta T} = e_{S,25^{\circ}C} + (S_{drift,therm} \times  \Delta T  \times 100\%)$	±0.70%	±0.70%
Nonlinearity error	e <sub>NL</sub>	Specified in Electrical Characteristics	±0.1%	±0.1%
RSS total error	e <sub>RSS,ΔT</sub>	$e_{RSS,\Delta T} = \sqrt{\left(e_{Ios,\Delta T} + e_{PSRR} + e_{CMRR}\right)^2 + \left(e_{Bext}\right)^2 + \left(e_{S,\Delta T}\right)^2 + \left(e_{NL}\right)^2}$	0.79%	1.01%

### 9.2 Typical Application

In many applications, power must be converted from AC sources for use in DC circuitry. Some type of controlled power factor correction (PFC) stage is usually needed to improve power transfer efficiency. Faster and faster power switches are being used in modern PFC stages to reduce overall size and to improve power transfer efficiency. Often, the PFC stage of AC to DC converters is connected directly to AC power grids. A primary challenge to sensing in PFC stages is that the current sensor is subjected to large voltage spikes coming from the high-voltage (HV) power grid along with large transients coming from high speed power switches during charge transfer. Inherent isolation in the TMCS1126-Q1 construction helps overcome these challenges by providing high levels of isolation between the HV current sensing nodes and low-voltage control circuitry, with high common-mode transient immunity (CMTI). Figure 9-2 shows the use of the TMCS1126-Q1 measuring phase currents in a common AC to DC converter stage.




Figure 9-2. AC to DC Converter Current Sensing

### 9.2.1 Design Requirements

For a 3-phase current sensing application, make sure to provide linear sensing across the expected current range, and make sure that the device remains within working thermal constraints. A single TMCS1126-Q1 can be used to measure current in each phase if necessary. For this example, consider a nominal supply of 5V but a minimum of 4.9V to include for some supply variation. Maximum output swings are defined according to TMCS1126-Q1 specifications, and a full-scale current measurement of ±20A is required.

**Table 9-3. Example Application Design Requirements** 

DESIGN PARAMETER	EXAMPLE VALUE
$V_{S,nom}$	5V
V <sub>S,min</sub>	4.9V
I <sub>IN,FS</sub>	±20A

### 9.2.2 Detailed Design Procedure

The primary design parameter for using the TMCS1126-Q1 is the optimum sensitivity variant based on the required measured current levels and the selected supply voltage. Positive and negative currents are measured in this in-line phase current application example, therefore select a bidirectional variant. The TMCS1126-Q1 has a precision internal reference voltage that determines the zero current output voltage, V<sub>OUT,0A</sub>.

The internal reference voltage on TMCS1126AxA-Q1 variants, with zero current output voltage  $V_{OUT,0A}$  = 2.5V is intended for bidirectional current measurements when used with 5V power supplies. The internal reference voltage on TMCS1126BxA-Q1 variants, with zero current output voltage  $V_{OUT,0A}$  = 1.65V is intended for bidirectional current measurements when used with 3.3V power supplies. Further consideration of noise and integration with an ADC can be explored, but is beyond the scope of this application design example. The TMCS1126-Q1 output voltage  $V_{OUT}$  is proportional to the input current  $I_{IN}$  as defined by Equation 30 with output offset set by  $V_{OUT,0A}$ .

$$V_{OUT} = (I_{IN} \times S) + V_{OUT, OA} \tag{30}$$

Design of the sensing solution focuses on maximizing the sensitivity of the device while maintaining linear measurement over the expected current input range. The TMCS1126-Q1 has a linear measurable current range that is constrained by either the positive swing to supply or negative swing to ground. To account for the operating margin, consider the previously defined minimum possible supply voltage  $V_{S,min}$  = 4.9V. With the previous parameters, the maximum linear output voltage  $V_{OUT,max}$  is defined by Equation 31 and the minimum linear output voltage  $V_{OUT,min}$  is defined by Equation 32.



$$V_{OUT, max} = V_{S, min} - 100 \text{mV}$$

$$(31)$$

$$V_{OUT, min} = 100 \text{mV} \tag{32}$$

Design parameters for this example application are shown in Table 9-4 along with the calculated output range.

**Table 9-4. Example Application Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>OUT,max</sub>	4.8V
V <sub>OUT,0A</sub>	2.5V
V <sub>OUT,max</sub> – V <sub>OUT,0A</sub>	2.3V

These design parameters result in a maximum positive linear output voltage swing of  $\pm 2.3$ V about  $V_{OUT,0A} = 2.5$ V. To determine which sensitivity variant of the TMCS1126-Q1 most fully uses this linear range, use Equation 33 to calculate the maximum current range for a bidirectional current  $\pm I_{IN,max}$ .

$$I_{IN, max} = \frac{\left(V_{OUT, max} - V_{OUT, 0A}\right)}{S}$$
(33)

#### where

• S is the sensitivity of the relevant AxA variant.

Table 9-5 shows the calculation for each gain variant of the TMCS1126-Q1 with the appropriate sensitivities.

<b>Table 9-5.</b>	Maximum	<b>Full-Scale</b>	Current	Ranges	With:	2.3V	<b>Positive</b>	<b>Output Swing</b>	

VARIANT	SENSITIVITY	I <sub>IN,max</sub>
TMCS1126ADx-Q1	20mV/A	±115A
TMCS1126A1x-Q1	25mV/A	±92A
TMCS1126A7x-Q1	30mV/A	±76.6A
TMCS1126A8x-Q1	40mV/A	±57.5A
TMCS1126A2x-Q1	50mV/A	±46A
TMCS1126A3x-Q1	75mV/A	±30.6A
TMCS1126A4x-Q1	100mV/A	±23A
TMCS1126A5x-Q1	150mV/A	±15.3A

In general, the highest sensitivity variant is selected to provide the lowest maximum input current range that is larger than the desired full-scale current range. For the design parameters in this example, either the higher precision TMCS1126A4A-Q1 or the less accurate TMCS1126A4B-Q1 (both with sensitivity of 100 mV/A is the proper selection because the maximum  $\pm 23 \text{A}$  linear measurable range is larger than the desired  $\pm 20 \text{A}$  full-scale current range.

### 9.2.3 Application Curve

To illustrate high levels of isolation achievable between noisy high-voltage current sensing nodes and low-voltage precision current measurement and control circuitry, Figure 9-3 shows the output signal from the TMCS1126-Q1 in a noisy in-phase PWM motor control example. In this example with a large induction motor under no load, no PWM edge interference is seen on the current sensor output with high-voltage PWM switching on the current sensor input, as is often pronounced on many current sensors.




Figure 9-3. Inline Motor Current-Sense Input and Output Signals

# 9.3 Power Supply Recommendations

The TMCS1126-Q1 only requires a power supply ( $V_S$ ) on the low-voltage isolated side, which powers the analog circuitry independent of the isolated current input.  $V_S$  determines the full-scale output range of the analog output  $V_{OUT}$ , and can be supplied with any voltage between 3V and 5.5V. To filter noise in the power-supply path, place a low-ESR decoupling capacitor of 0.1 $\mu$ F between  $V_S$  and GND pins as close as possible to the supply and ground pins of the device. More decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. When used in extremely noisy environments, ferrite beads can be added close to the supply pin as shown in Figure 9-4 to target and suppress high-frequency noise coupled on to system supply.






Figure 9-4. Power Supply Noise Filtering

The TMCS1126-Q1 power supply  $V_S$  can be sequenced independently of current flowing through the input. However, there is a power-on delay between  $V_S$  reaching the recommended operating voltage and the analog output validation. During this power-on time, the output voltage  $V_{OUT}$  can transition between GND and  $V_S$  as the output transfers from a high impedance reset state to the active drive state. If this behavior must be avoided, then provide a stable supply voltage  $V_S$  for longer than the power-on time prior to applying input current.

## 9.4 Layout

### 9.4.1 Layout Guidelines

The TMCS1126-Q1 is specified for a continuous current handling capability on the *TMCS1126xEVM* which uses 4oz copper planes. This current capability is fundamentally limited by the maximum device junction temperature and the thermal environment, primarily the PCB layout and design. To maximize current-handling capability and thermal stability of the device, take care with PCB layout and construction to optimize the thermal capability. Efforts to improve the thermal performance beyond the design and construction of the *TMCS1126xEVM* can result in increased continuous-current capability due to higher heat transfer to the ambient environment. Keys to improving thermal performance of the PCB include:

- Use large copper planes for both input current path and isolated power planes and signals.
- Use heavier copper PCB construction.
- Place thermal via *farms* around the isolated current input.
- Provide airflow across the surface of the PCB.

### 9.4.2 Layout Example

An example layout, shown in Figure 9-5, is from the *TMCS1126xEVM User's Guide*. Device performance is targeted for thermal and magnetic characteristics of this layout, which provides optimal current flow from the terminal connectors to the device input pins while large copper planes enhance thermal performance.




Figure 9-5. Recommended Board Layout

# 10 Device and Documentation Support

### 10.1 Device Nomenclature

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *DVG*), the temperature range, and the device speed range, in megahertz. Figure 10-1 provides a legend for reading the complete device name for any *TMCS1126-Q1* device.

For orderable part numbers of *TMCS1126-Q1* devices in the *SOIC* package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the Silicon Errata.




Figure 10-1. Part Number Naming Designators

### 10.2 Device Support

### 10.2.1 Development Support

For development tool support see the following:

Texas Instruments, TMCS1126xEVM

### **10.3 Documentation Support**

### 10.3.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TMCS1126xEVM User's Guide
- · Texas Instruments, Isolation Glossary, application note

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



### 10.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

# 10.6 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.8 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision \* (April 2024) to Revision A (November 2024)

Page

- Power Supply Voltage, Setting Overcurrent Threshold Using Internal Reference Voltage, Setting Overcurrent Threshold Example, and Overcurrent Output Response sections to the Overcurrent Detection section.......24

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




## **PACKAGE OUTLINE**

# **DVG0010A**

# SOIC - 2.65 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

- All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.

  4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

  5. Reference JEDEC registration MS-013.






## **EXAMPLE BOARD LAYOUT**

# **DVG0010A**

# SOIC - 2.65 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



Submit Document Feedback




## **EXAMPLE STENCIL DESIGN**

# **DVG0010A**

## SOIC - 2.65 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- design recommendations.

  9. Board assembly site may have different recommendations for stencil design.



Product Folder Links: TMCS1126-Q1





5-Mar-2025 www.ti.com

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMCS1126A1AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A1AQ1	Samples
TMCS1126A1BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A1BQ1	Samples
TMCS1126A2AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A2AQ1	Samples
TMCS1126A2BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A2BQ1	Samples
TMCS1126A3AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A3AQ1	Samples
TMCS1126A3BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A3BQ1	Samples
TMCS1126A4AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A4AQ1	Samples
TMCS1126A4BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A4BQ1	Samples
TMCS1126A5AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A5AQ1	Samples
TMCS1126A5BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A5BQ1	Samples
TMCS1126A7AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A7AQ1	Samples
TMCS1126A7BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A7BQ1	Samples
TMCS1126A8AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A8AQ1	Samples
TMCS1126A8BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126A8BQ1	Samples
TMCS1126B1AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B1AQ1	Samples
TMCS1126B1BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B1BQ1	Samples
TMCS1126B2AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B2AQ1	Samples
TMCS1126B2BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B2BQ1	Samples
TMCS1126B3AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B3AQ1	Samples
TMCS1126B3BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B3BQ1	Samples





5-Mar-2025 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMCS1126B4AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B4AQ1	Samples
TMCS1126B4BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B4BQ1	Samples
TMCS1126B5AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B5AQ1	Samples
TMCS1126B5BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B5BQ1	Samples
TMCS1126B6AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B6AQ1	Samples
TMCS1126B6BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B6BQ1	Samples
TMCS1126B8AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B8AQ1	Samples
TMCS1126B8BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B8BQ1	Samples
TMCS1126B9AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B9AQ1	Samples
TMCS1126B9BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126B9BQ1	Samples
TMCS1126BAAQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126BAAQ1	Samples
TMCS1126BABQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126BABQ1	Samples
TMCS1126BBAQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126BBAQ1	Samples
TMCS1126BCAQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126BCAQ1	Samples
TMCS1126BDAQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126BDAQ1	Samples
TMCS1126C1AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C1AQ1	Samples
TMCS1126C1BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C1BQ1	Samples
TMCS1126C2AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C2AQ1	Samples
TMCS1126C2BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C2BQ1	Samples
TMCS1126C3AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C3AQ1	Samples
TMCS1126C3BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C3BQ1	Samples

# PACKAGE OPTION ADDENDUM

www.ti.com 5-Mar-2025

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material			Device Marking (4/5)	Samples
	` '					.,	(6)			, ,	
TMCS1126C4AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C4AQ1	Samples
TMCS1126C4BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C4BQ1	Samples
TMCS1126C5AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C5AQ1	Samples
TMCS1126C5BQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1126C5BQ1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 5-Mar-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## OTHER QUALIFIED VERSIONS OF TMCS1126-Q1:

• Catalog : TMCS1126

NOTE: Qualified Version Definitions:

Catalog - Tl's standard catalog product



www.ti.com 6-Mar-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package	Package	Pins	SPQ	Reel	Reel	A0	B0	K0	P1	w	Pin1
	Type	Drawing			Diameter	Width	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
					(mm)	W1 (mm)						
TMCS1126A1AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A1BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A2AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A2BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A3AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A3BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A4AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A4BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A5AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A5BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A7AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A7BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A8AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126A8BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B1AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B1BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Mar-2025

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMCS1126B2AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B2BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B3AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B3BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B4AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B4BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B5AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B5BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B6AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B6BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B8AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B8BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B9AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126B9BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126BAAQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126BABQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126BBAQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126BCAQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126BDAQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C1AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C1BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C2AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C2BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C3AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C3BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C4AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C4BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C5AQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TMCS1126C5BQDVGRQ1	SOIC	DVG	10	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com 6-Mar-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMCS1126A1AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A1BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A2AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A2BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A3AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A3BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A4AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A4BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A5AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A5BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A7AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A7BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A8AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126A8BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B1AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B1BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B2AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B2BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Mar-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMCS1126B3AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B3BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B4AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B4BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B5AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B5BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B6AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B6BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B8AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B8BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B9AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126B9BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126BAAQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126BABQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126BBAQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126BCAQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126BDAQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C1AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C1BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C2AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C2BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C3AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C3BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C4AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C4BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C5AQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0
TMCS1126C5BQDVGRQ1	SOIC	DVG	10	2000	350.0	350.0	43.0

SMALL OUTLINE PACKAGE



## NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SMALL OUTLINE PACKAGE




## NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



## NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated