

Technical documentation



Support & training

TMUX6201, TMUX6202 SCDS450B – NOVEMBER 2022 – REVISED SEPTEMBER 2024

# TMUX620x 36V, Low-RON, 1:1 (SPST), 1-Channel Precision Switch With 1.8V Logic

## **1** Features

TEXAS

- Dual supply range: ±4.5V to ±18V
- Single supply range: 4.5V to 36V
- Low on-resistance: 1.2Ω

INSTRUMENTS

- Low charge injection: -10pC
- -40°C to +125°C operating temperature
- Integrated Pull-Down resistor on logic pins
- 1.8V logic compatible
- Fail-safe logic
- Rail-to-rail operation
- Bidirectional signal path
- · Break-before-make switching

# 2 Applications

- · Optical networking
- Optical test equipment
- Wired networking
- Factory automation and industrial controls
- Programmable logic controllers (PLC)
- Semiconductor test
- Ultrasound scanners
- Patient monitoring and diagnostics
- · Remote radio units
- Data acquisition systems

# **3 Description**


The TMUX620x is a complementary metal-oxide semiconductor (CMOS) in a single channel, 1:1 (SPST) configuration. The device works with a single supply (4.5V to 36V), dual supplies ( $\pm$ 4.5V to  $\pm$ 18V), or asymmetric supplies (such as V<sub>DD</sub> = 12V, V<sub>SS</sub> = -5V). The TMUX620x supports bidirectional analog and digital signals on the source (S) and drain (D) pin ranging from V<sub>SS</sub> to V<sub>DD</sub>.

The TMUX620x can be enabled or disabled by controlling the SEL pin. When disabled, both signal path switches are off. All logic control inputs support logic levels from 1.8V to  $V_{DD}$ , which is compatible for both TTL and CMOS logic when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

#### Package Information

PART NUMBER <sup>(1)</sup>	Active Logic	PACKAGE <sup>(2)</sup>
TMUX6201	Active Low	DGK (VSSOP, 8)
TMUX6202	Active High	RQX (WQFN, 8)

(1) See the Device Comparison Table.



Block Diagram



# **Table of Contents**

1	Features1
2	Applications1
3	Description1
	Device Comparison Table3
	Pin Configuration and Functions
6	Specifications4
	6.1 Absolute Maximum Ratings4
	6.2 ESD Ratings4
	6.3 Thermal Information5
	6.4 Recommended Operating Conditions5
	6.5 Source or Drain Continuous Current5
	6.6 ±15 V Dual Supply: Electrical Characteristics6
	6.7 ±15 V Dual Supply: Switching Characteristics
	6.8 36 V Single Supply: Electrical Characteristics
	6.9 36 V Single Supply: Switching Characteristics
	6.10 12 V Single Supply: Electrical Characteristics 10
	6.11 12 V Single Supply: Switching Characteristics 11
	6.12 ±5 V Dual Supply: Electrical Characteristics
	6.13 ±5 V Dual Supply: Switching Characteristics
_	6.14 Typical Characteristics
1	Parameter Measurement Information
	7.1 On-Resistance
	7.2 Off-Leakage Current
	7.3 On-Leakage Current
	7.4 t <sub>ON</sub> and t <sub>OFF</sub> Time
	7.5 t <sub>ON (VDD)</sub> Time
	7.6 Propagation Delay21


	7.7 Charge Injection	.22
	7.8 Off Isolation	
	7.9 Bandwidth	. 23
	7.10 THD + Noise	. 23
	7.11 Power Supply Rejection Ratio (PSRR)	. 24
8	Detailed Description	
	8.1 Overview	
	8.2 Functional Block Diagram	
	8.3 Feature Description	
	8.4 Device Functional Modes	.27
	8.5 Truth Tables	
9	Application and Implementation	
Č	9.1 Application Information	
	9.2 Typical Applications	
	9.3 Power Supply Recommendations	
	9.4 Lavout	
1	D Device and Documentation Support	
	10.1 Documentation Support	
	10.2 Receiving Notification of Documentation Updates.	
	10.3 Support Resources.	
	10.4 Trademarks	
	10.5 Electrostatic Discharge Caution	
4.	10.6 Glossary	
	1 Revision History	. 33
1	2 Mechanical, Packaging, and Orderable	22
	Information	. 33



# **4 Device Comparison Table**

PRODUCT	DESCRIPTION
TMUX6201	1:1, 1-Ch. multiplexer, active Low
TMUX6202	1:1, 1-Ch. multiplexer, active High

# **5** Pin Configuration and Functions






Figure 5-2. RQX Package, 8-Pin WSON (Top View)

Figure 5-1. DGK Package, 8-Pin VSSOP (Top View)

	Table 5-1. Pin Functions						
	PIN		TYPE <sup>(1)</sup>	DESCRIPTION <sup>(2)</sup>			
NAME	DGK	RQX		DESCRIPTION			
S	1	1	I/O	Source pin. Can be an input or output.			
NC	2	2	NC	No connection. Not internally connected.			
GND	3	3	Р	Ground (0 V) reference			
V <sub>DD</sub>	4	4	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu F$ to 10 $\mu F$ between $V_{DD}$ and GND.			
NC	5	5	NC	No connection. Not internally connected.			
SEL	6	6	I	Logic control input, has internal Pull-Down resistor. For information about the switch connection controls, see Section 8.5.			
V <sub>SS</sub>	7	7	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.			
D	8	8	I/O	Drain pin. Can be an input or output.			
Thermal Pad		_	The thermal pad is not connected internally. No requirement to solder this pad, if connected it is recommended that the pad be left floating or tied to GND				

(1) I = input, O = output, I/O = input or output, P = power, NC = no connection.

(2) For what to do with unused pins, refer to Section 8.4.



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

	MIN	MAX	UNIT
		38	V
Supply voltage	-0.5	38	V
	-38	0.5	V
Logic control input pin voltage (SELx)	-0.5	38	V
Logic control input pin current (SELx)	-30	30	mA
Source or drain voltage (Sx, Dx)	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
Diode clamp current <sup>(3)</sup>	-30	30	mA
Source or drain continuous current (Sx, Dx)		I <sub>DC</sub> + 10 % <sup>(4)</sup>	mA
Ambient temperature	-55	150	°C
Storage temperature	-65	150	°C
Junction temperature		150	°C
	Logic control input pin voltage (SELx) Logic control input pin current (SELx) Source or drain voltage (Sx, Dx) Diode clamp current <sup>(3)</sup> Source or drain continuous current (Sx, Dx) Ambient temperature Storage temperature	Supply voltage -0.5   Supply voltage -38   Logic control input pin voltage (SELx) -0.5   Logic control input pin current (SELx) -30   Source or drain voltage (Sx, Dx) V <sub>SS</sub> -0.5   Diode clamp current <sup>(3)</sup> -30   Source or drain continuous current (Sx, Dx) -30   Source or drain continuous current (Sx, Dx) -30   Storage temperature -55	Supply voltage $38$ Supply voltage $-0.5$ $38$ $-0.5$ $38$ $-38$ $0.5$ Logic control input pin voltage (SELx) $-0.5$ $38$ Logic control input pin current (SELx) $-30$ $30$ Source or drain voltage (Sx, Dx) $V_{SS}$ - $0.5$ $V_{DD}$ + $0.5$ Diode clamp current <sup>(3)</sup> $-30$ $30$ Source or drain continuous current (Sx, Dx) $I_{DC}$ + $10$ % <sup>(4)</sup> Ambient temperature $-55$ $150$ Storage temperature $-65$ $150$

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Absolute Maximum Ratings. If used outside the Absolute Maximum Ratings but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(4) Refer to Source or Drain Continuous Current table for I<sub>DC</sub> specifications.

# 6.2 ESD Ratings

			VALUE	UNIT
TMUX620x				
	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>		±2000	V
V <sub>(ESD)</sub> Electrostatic discharge		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## **6.3 Thermal Information**

		TMU	X620x	
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	RQX (WQFN)	UNIT
		8 PINS	8 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	152.1	62.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	48.4	54.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.2	31.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	4.1	0.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	71.8	30.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	23.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}^{(1)}$	Power supply voltage differential	4.5	36	V
V <sub>DD</sub>	Positive power supply voltage	4.5	36	V
$V_{S}$ or $V_{D}$	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	V <sub>DD</sub>	V
$V_{SEL}$ or $V_{EN}$	Address or enable pin voltage	0	36	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> <sup>(2)</sup>	mA
T <sub>A</sub>	Ambient temperature	-40	125	°C

 $V_{DD}$  and  $V_{SS}$  can be any value as long as 4.5 V  $\leq$  ( $V_{DD} - V_{SS}$ )  $\leq$  44 V, and the minimum  $V_{DD}$  is met. Refer to *Source or Drain Continuous Current* table for I<sub>DC</sub> specifications. (1)

(2)

## 6.5 Source or Drain Continuous Current

at supply voltage of  $V_{DD} \pm 10\%$ ,  $V_{SS} \pm 10\%$  (unless otherwise noted)

CONTINU	OUS CURRENT PER CHANNEL (I <sub>DC</sub> ) <sup>(2)</sup>	T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C	T₄ = 125°C	UNIT
PACKAGE	TEST CONDITIONS	I <sub>A</sub> = 25 C	1 <sub>A</sub> = 65 C	1 <sub>A</sub> = 125 C	UNIT
DSK (VSSOP)	+36 V Dual Supply <sup>(1)</sup>	420	260	130	mA
	±15 V Dual Supply	420	260	130	mA
	+12 V Single Supply	330	210	125	mA
	±5 V Dual Supply	300	200	120	mA
	+36 V Single Supply <sup>(1)</sup>	600	340	150	mA
RQX (WQFN)	±15 V Dual Supply	600	340	150	mA
RQA (WQFN)	+12 V Single Supply	500	300	145	mA
	±5 V Dual Supply	450	265	135	mA

Specified for nominal supply voltage only. (1)

Refer to Total power dissipation (Ptot) limits in Absolute Maximum Ratings table that must be followed with max continuous current (2) specification.



# 6.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.2	1.7	Ω
R <sub>ON</sub>	On-resistance	$V_{S} = -10 V \text{ to } +10 V$ $I_{D} = -10 \text{ mA}$	-40°C to +85°C			2	Ω
			-40°C to +125°C			2.5	Ω
			25°C		0.3	0.5	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$V_{\rm S} = -10$ V to +10 V $I_{\rm D} = -10$ mA	-40°C to +85°C			0.7	Ω
			-40°C to +125°C			0.8	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA	-40°C to +125°C		0.01		Ω/°C
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.3	0.05	0.3	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = +10 V / -10 V	-40°C to +85°C	-3.4		3.4	nA
		$V_{\rm D} = -10 \text{ V} / + 10 \text{ V}$	-40°C to +125°C	-33		33	nA
	Drain off leakage current <sup>(1)</sup>	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Switch state is off $V_{S}$ = +10 V / -10 V $V_{D}$ = -10 V / + 10 V	25°C	-0.3	0.05	0.3	nA
I <sub>D(OFF)</sub>			-40°C to +85°C	-3.4		3.4	nA
<b>、</b> ,			-40°C to +125°C	-33		33	nA
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.65	0.05	0.65	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	$V_{DD} = 10.5 \text{ V}, V_{SS} = -10.5 \text{ V}$ Switch state is on $V_S = V_D = \pm 10 \text{ V}$	-40°C to +85°C	-2		2	nA
I <sub>D(ON)</sub>			-40°C to +125°C	-16		16	nA
LOGIC IN	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.4	2.2	μA
IIL	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY		1	1			
			25°C		30	45	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			50	μA
			-40°C to +125°C			55	μA
			25°C		7	12	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			15	μA
			-40°C to +125°C			17	μA

(1)

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating. (2)



# 6.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ± 10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		120	140	ns
t <sub>ON</sub>	Turn-on time from control input	V <sub>S</sub> = 10 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	–40°C to +85°C			155	ns
		11 <u>[</u> = 000 <u>12</u> , 0 <u>[</u> = 00 pi	–40°C to +125°C			170	ns
			25°C		130	150	ns
t <sub>OFF</sub>	Turn-off time from control input	V <sub>S</sub> = 10 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	–40°C to +85°C			160	ns
			-40°C to +125°C			190	ns
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1 μs R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	-40°C to +125°C		0.2		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		450		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 100 pF	25°C		-15		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 0 V, f = 100 kHz	25°C		-70		dB
O <sub>ISO</sub>	Off-isolation	$R_L$ = 50 Ω , $C_L$ = 5 pF V <sub>S</sub> = 0 V, f = 1 MHz	25°C		-46		dB
BW	–3 dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$	25°C		22		MHz
۱ <sub>L</sub>	Insertion loss	$R_L$ = 50 Ω , $C_L$ = 5 pF V <sub>S</sub> = 0 V, f = 1 MHz	25°C		-0.11		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 5 pF, f = 1 MHz	25°C		-40		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 15 V, $V_{BIAS}$ = 0 V R <sub>L</sub> = 10 kΩ , C <sub>L</sub> = 5 pF, f = 20 Hz to 20 kHz	25°C		0.0007		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		45		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		65		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		240		pF



# 6.8 36 V Single Supply: Electrical Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +36 \; V \pm 10\%, \, V_{SS} = 0 \; V, \, \text{GND} = 0 \; V \; (\text{unless otherwise noted}) \\ \text{Typical at } V_{DD} = +36 \; V, \, V_{SS} = 0 \; V, \, T_A = 25^\circ \text{C} \; \; (\text{unless otherwise noted}) \end{array}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.35	1.8	Ω
RON FLAT RON DRIFT S(OFF)	On-resistance	$V_{S} = 0 V \text{ to } 30 V$ $I_{D} = -10 \text{ mA}$	-40°C to +85°C			2.2	Ω
			-40°C to +125°C			2.6	Ω
			25°C		0.3	0.9	Ω
I <sub>S(OFF)</sub> I <sub>D(OFF)</sub> I <sub>S(ON)</sub> I <sub>D(ON)</sub> <b>LOGIC IN</b> V <sub>IH</sub> V <sub>IL</sub> I <sub>IH</sub>	On-resistance flatness	$V_{S} = 0 V \text{ to } 30 V$ $I_{S} = -10 \text{ mA}$	–40°C to +85°C			1.2	Ω
			-40°C to +125°C			1.3	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 18 V, I <sub>S</sub> = -10 mA	-40°C to +125°C		0.009		Ω/°C
		V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V	25°C	-0.65	0.05	0.65	nA
	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = 30 V / 1 V$	–40°C to +85°C	-7		7	nA
		$V_{\rm D} = 1  \text{V} / 30  \text{V}$	–40°C to +125°C	-55		55	nA
		V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V	25°C	-0.65	0.05	0.65	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = 30 V / 1 V$	–40°C to +85°C	-7		7	nA
D(OIT)		$V_{\rm S} = 30 \text{ V} / 1 \text{ V}$ $V_{\rm D} = 1 \text{ V} / 30 \text{ V}$	–40°C to +125°C	-55		55	nA
	Channel on leakage current <sup>(2)</sup>	V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V	25°C	-0.85	0.05	0.85	nA
S(ON)		Switch state is on	–40°C to +85°C	-4		4	nA
D(ON)		$V_{\rm S} = V_{\rm D} = 30$ V or 1 V	–40°C to +125°C	-55		55	nA
LOGIC IN	IPUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.4	2.2	μA
IIL	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		–40°C to +125°C		3.5		pF
POWER	SUPPLY	1	1				
			25°C		30	53	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 39.6 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			60	μA
			–40°C to +125°C			64	μA

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. (1)

(2) When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 6.9 36 V Single Supply: Switching Characteristics

 $V_{DD} = +36 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at  $V_{DD} = +36 \text{ V}, V_{SS} = 0 \text{ V}, T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		105	140	ns
	Turn-on time from control input	V <sub>S</sub> = 18 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	–40°C to +85°C			150	ns
			–40°C to +125°C			180	ns
			25°C		125	150	ns
toff ton (VDD) tpD QINJ OISO OISO BW IL ACPSRR THD+N CS(OFF) CD(OFF)	Turn-off time from control input	V <sub>S</sub> = 18 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	–40°C to +85°C			160	ns
			-40°C to +125°C			180	ns
			25°C		0.17		ms
toff f ton (VDD) [ tpD f QINJ ( OISO ( OISO ( OISO ( BW - IL I ACPSRR / THD+N 7 Cs(OFF) 5 CD(OFF) 1 Cs(ON), /	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1 µs R <sub>1</sub> = 300 Ω, C <sub>1</sub> = 35 pF	–40°C to +85°C		0.19		ms
			–40°C to +125°C		0.19		
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		1000		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 18 V, C <sub>L</sub> = 100 pF	25°C		-18		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 6 V, f = 100 kHz	25°C		-66		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 6 V, f = 1 MHz	25°C		-46		dB
BW	–3 dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$	25°C		22		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 6 V, f = 1 MHz	25°C		-0.11		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz	25°C		-63		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 18 V, V_{BIAS} = 18 V$ $R_L = 10 k\Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz	25°C		0.0007		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 18 V, f = 1 MHz	25°C		45		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 18 V, f = 1 MHz	25°C		68		pF
	On capacitance	V <sub>S</sub> = 18 V, f = 1 MHz	25°C		240		pF



## 6.10 12 V Single Supply: Electrical Characteristics

 $V_{DD} = +12 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at  $V_{DD} = +12 \text{ V}, V_{SS} = 0 \text{ V}, T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		2.1	3.2	Ω
R <sub>ON</sub>	On-resistance	$V_{S} = 0 V \text{ to } 10 V$ $I_{D} = -10 \text{ mA}$	-40°C to +85°C			3.8	Ω
			-40°C to +125°C			4.2	Ω
			25°C		0.5	1.2	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$V_{S} = 0 V \text{ to } 10 V$ $I_{S} = -10 \text{ mA}$	-40°C to +85°C			1.4	Ω
-			-40°C to +125°C			1.6	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 6 V, I <sub>S</sub> = -10 mA	-40°C to +125°C		0.017		Ω/°C
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.4	0.05	0.4	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = 10 V / 1 V$	-40°C to +85°C	-3		3	nA
		$V_{\rm D} = 1 {\rm V} /10 {\rm V}$	–40°C to +125°C	-25		25	nA
	Drain off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.4	0.05	0.4	nA
I <sub>D(OFF)</sub>		Switch state is off $V_S = 10 V / 1 V$	–40°C to +85°C	-3		3	nA
0(011)		$V_{\rm S} = 10 \text{ V} / 10 \text{ V}$ $V_{\rm D} = 1 \text{ V} / 10 \text{ V}$	–40°C to +125°C	-25		25	nA
	Channel on leakage current <sup>(2)</sup>	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.65	0.05	0.65	nA
I <sub>S(ON)</sub>		Switch state is on	–40°C to +85°C	-2		2	nA
I <sub>D(ON)</sub>		$V_{\rm S} = V_{\rm D} = 10  \rm V  or  1  \rm V$	–40°C to +125°C	-12		12	nA
LOGIC IN	IPUTS (SEL / EN pins)						
VIH	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
IIH	Input leakage current		-40°C to +125°C		0.4	2.2	μA
IIL	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER	SUPPLY	1	I.	1			
			25°C		27	35	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			40	μA
			–40°C to +125°C			45	μA

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. (1)

(2) When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 6.11 12 V Single Supply: Switching Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
			25°C		125	145	ns	
t <sub>ON</sub> t <sub>OFF</sub> t <sub>ON (VDD)</sub> t <sub>PD</sub> Q <sub>INJ</sub> O <sub>ISO</sub>	Turn-on time from control input	V <sub>S</sub> = 8 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	-40°C to +85°C			160	ns	
		11 <u>[</u> = 500 <u>32</u> , 0 <u>[</u> = 55 pi	-40°C to +125°C			145 160 180 205 220	ns	
			25°C		150	180	ns	
t <sub>OFF</sub> t <sub>ON (VDD)</sub> t <sub>PD</sub> Q <sub>INJ</sub> O <sub>ISO</sub> BW I <sub>L</sub>	Turn-off time from control input	V <sub>S</sub> = 8 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	-40°C to +85°C			205	ns	
			-40°C to +125°C			220	ns	
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1 μs R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	–40°C to +125°C		0.2		ms	
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		1000		ps	
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 6 V, C <sub>L</sub> = 100 pF	25°C		-4		рС	
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 6 V, f = 100 kHz	25°C		65		dB	
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 6 V, f = 1 MHz	25°C		-45		dB	
BW	–3 dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$	25°C		23		MHz	
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 6 V, f = 1 MHz	25°C		-0.18		dB	
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 5 pF, f = 1 MHz	25°C		-40		dB	
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 V, V_{BIAS} = 6 V$ $R_L = 10 k\Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz	25°C		0.0009		%	
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		53		pF	
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		75		pF	
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		240		pF	



# 6.12 ±5 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +5 V,  $V_{SS}$  = -5 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>DD</sub> = +4.5 V, V <sub>SS</sub> = -4.5 V	25°C		2.3	3.5	Ω
R <sub>ON</sub>	On-resistance	$V_{\rm S}$ = -4.5 V to +4.5 V	-40°C to +85°C			4.4	Ω
		$I_D = -10 \text{ mA}$	-40°C to +125°C			4.9	Ω
			25°C		0.8	1.5	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	V <sub>S</sub> = –4.5 V to +4.5 V I <sub>D</sub> = –10 mA	-40°C to +85°C			1.8	Ω
			–40°C to +125°C			2	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA	–40°C to +125°C		0.019		Ω/°C
		urrent <sup>(1)</sup> $V_{DD} = +5.5 V, V_{SS} = -5.5 V$ 25°C Switch state is off $V_S = +4.5 V / -4.5 V$ -40°	25°C	-0.4	0.02	0.4	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>		–40°C to +85°C	-1.5		1.5	nA
			–40°C to +125°C	-20		20	nA
		V <sub>DD</sub> = +5.5 V, V <sub>SS</sub> = -5.5 V	25°C	-0.4	0.02	0.4	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = +4.5 V / -4.5 V	-40°C to +85°C	-1.5		1.5	nA
		$V_{\rm D} = -4.5 \text{ V} / + 4.5 \text{ V}$	-40°C to +125°C	-20		20	nA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	V <sub>DD</sub> = +5.5 V, V <sub>SS</sub> = -5.5 V	25°C	-0.4	0.02	0.4	nA
		Switch state is on	-40°C to +85°C	-1		1	nA
D(ON)		$V_{\rm S} = V_{\rm D} = \pm 4.5 \text{ V}$	-40°C to +125°C	-20		20	nA
LOGIC IN	PUTS (SEL / EN pins)		1			I	
V <sub>IH</sub>	Logic voltage high		–40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.4	2.2	μA
IIL	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY						
			25°C		24	35	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			38	μA
		5	–40°C to +125°C			42	μA
			25°C		4	9	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			11	μA
			-40°C to +125°C			12	μA

(1)

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating. (2)




# 6.13 ±5 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +5 V,  $V_{SS}$  = -5 V,  $T_A$  = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
			25°C		145	180	ns	
t <sub>on (VDD)</sub> t <sub>PD</sub> Q <sub>INJ</sub> O <sub>ISO</sub>	Turn-on time from control input	V <sub>S</sub> = 3 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	–40°C to +85°C			220	ns	
			-40°C to +125°C			240	ns	
			25°C		170	220	ns	
t <sub>OFF</sub>	Turn-off time from control input	V <sub>S</sub> = 3 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	–40°C to +85°C			240	ns	
			-40°C to +125°C			240 n 260 n m m m p p p d d	ns	
			25°C		0.19		ms	
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	V <sub>DD</sub> rise time = 1 μs R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	–40°C to +85°C		0.19		ms	
		11 <u>[</u> = 500 <u>22</u> , 0 <u>[</u> = 55 pl	–40°C to +125°C		0.19			
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		500		ps	
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 100 pF	25°C		-3	-3		
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 0 V, f = 100 kHz	25°C		-66		dB	
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 0 V, f = 1 MHz	25°C		-46		dB	
BW	–3 dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$	25°C		23		MHz	
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ V <sub>S</sub> = 0 V, f = 1 MHz	25°C		-0.20		dB	
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz	25°C		-68		dB	
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 5 V, V_{BIAS} = 0 V$ $R_L = 10 k\Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz	25°C		0.001		%	
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		56		pF	
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		77		pF	
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		240		pF	




## 6.14 Typical Characteristics























## 7 Parameter Measurement Information

## 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. Figure 7-1 shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ .




Figure 7-1. On-Resistance Measurement Setup

## 7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source Off-Leakage current.
- 2. Drain Off-Leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

Figure 7-2 shows the setup used to measure both Off-Leakage currents.




Figure 7-2. Off-Leakage Measurement Setup



## 7.3 On-Leakage Current

Source On-Leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain On-Leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 7-3 shows the circuit used for measuring the On-Leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




Figure 7-3. On-Leakage Measurement Setup

## 7.4 t<sub>ON</sub> and t<sub>OFF</sub> Time

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-4 shows the setup used to measure Turn-On time, denoted by the symbol  $t_{ON}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-4 shows the setup used to measure Turn-Off time, denoted by the symbol t<sub>OFF</sub>.




Figure 7-4. Turn-On and Turn-Off Time Measurement Setup



# 7.5 t<sub>ON (VDD)</sub> Time

The  $t_{ON (VDD)}$  time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. Figure 7-5 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON (VDD)}$ .





Figure 7-5. t<sub>ON (VDD)</sub> Time Measurement Setup

## 7.6 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 7-6 and Equation 1 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .





 $t_{Prop \ Delay} = max (t_{PD} \ 1, t_{PD} \ 2)$ 

(1)



## 7.7 Charge Injection

The TMUX620x devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_c$ . Figure 7-7 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




Figure 7-7. Charge-Injection Measurement Setup

## 7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance,  $Z_0$ , for the measurement is 50  $\Omega$ . Figure 7-8 and Equation 2 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




Figure 7-8. Off Isolation Measurement Setup

 $Off - Isolation = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right)$ <sup>(2)</sup>



## 7.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance,  $Z_0$ , for the measurement is 50  $\Omega$ . Figure 7-9 and Equation 3 shows the setup used to measure bandwidth.




Figure 7-9. Bandwidth Measurement Setup

$$Bandwidth = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right)$$
(3)

#### 7.10 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




Figure 7-10. THD + N Measurement Setup



## 7.11 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 100 mV<sub>PP</sub>. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.




Figure 7-11. AC PSRR Measurement Setup


$$PSRR = 20 \times Log\left(\frac{V_{OUT}}{V_{IN}}\right)$$
(4)

# **8 Detailed Description**

## 8.1 Overview

The TMUX620x are 1:1, 1-channel switches. The switch is turned on or turned off based on the state of the select pin.

## 8.2 Functional Block Diagram





## 8.3 Feature Description

#### 8.3.1 Bidirectional Operation

The TMUX620x conducts equally well from source (S) to drain (D) or from drain (D) to source (S). The switch has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX620x ranges from V<sub>SS</sub> to V<sub>DD</sub>.

#### 8.3.3 1.8 V Logic Compatible Inputs

The TMUX620x has 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the device to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations, refer to *Simplifying Design with 1.8 V logic Muxes and Switches*.

#### 8.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX6201 and TMUX6202 have internal weak Pull-Down resistors to GND to ensure the logic pins are not left floating. The value of this Pull-Down resistor is approximately 4 M $\Omega$ , but is clamped to about 1  $\mu$ A at higher voltages. This feature integrates an external component and reduces system size and cost.

#### 8.3.5 Fail-Safe Logic

The TMUX620x supports Fail-Safe Logic on the control input pins (SEL) allowing for operation up to 36 V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX620x to be ramped to +36 V while  $V_{DD}$  and  $V_{SS}$  = 0 V. The logic control inputs are protected against positive faults of up to +36 V in powered-off condition, but do not offer protection against negative over-voltage conditions.

#### 8.3.6 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or over-voltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX620x family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to over-voltage or current injections. The Latch-Up immunity feature allows the TMUX620x family of switches and multiplexers to be used in harsh environments.



## 8.3.7 Ultra-Low Charge Injection

Figure 8-1 shows how the TMUX620x devices have a transmission gate topology. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 8-1. Transmission Gate Topology

The TMUX620x contains specialized architecture to reduce charge injection on the Drain (Dx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (S). This will push excess charge from the switch transition into the compensation capacitor on the Source (S) instead of the Drain (D). As a general rule, Cp should be 20x larger than the equivalent load capacitance on the Drain (D). Figure 8-2 shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX6219 as part of the TMUX62xx family with a 100pF load capacitance.




Figure 8-2. Charge Injection Compensation



### 8.4 Device Functional Modes

When the SEL pin of the TMUX620x is pulled high, the switches will close. When the SEL pin is pulled low, the switches will open. The control pins can be as high as 36V.

The TMUX620x can be operated without any external components except for the supply decoupling capacitors. The SEL pin has an internal Pull-Down resistor of  $4M\Omega$ . If unused, then the SEL pin must be tied to GND to make sure the device does not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs.

#### 8.5 Truth Tables

Table 8-1 provides the truth tables for the TMUX620x.

SEL	Selected Source Connected To Drain (D) – TMUX6201	Selected Source Connected To Drain (D) – TMUX6202
0	S	All sources are off (HI-Z)
1	All sources are off (HI-Z)	S

#### Table 8-1. TMUX620x Truth Table



## **9** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

TMUX620x is part of the precision switches and multiplexers family of devices. TMUX620x offers low RON, low on and off leakage currents and Ultra-Low charge injection performance. These properties make TMUX620x ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

## 9.2 Typical Applications

#### 9.2.1 TIA Feedback Gain Switch

One application of the TMUX620x is to configure the feedback on a discrete transimpedance amplifier (TIA) implementation. Often, TIAs are used in applications such as photodiode inputs, which then feeds into an ADC or MCU/processor. Depending on the expected strength of the photodiode input, and the needed accuracy, multiple gain levels are needed. A switch like the TMUX620x allows for different gain values to be selected, changing the level of amplifications. This solution can be scaled, but as much as needed for multiple gain options.

Figure 9-1 shows the TMUX620x configured with a precision op amp to enable multiple gains.




Figure 9-1. TIA Feedback Control

#### 9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

PARAMETERS	VALUES							
Supply (V <sub>DD</sub> )	15V							
Supply (V <sub>SS</sub> )	-15V							
MUX I/O signal range	−15V to 15V (Rail-to-Rail)							
Control logic thresholds	1.8V compatible (up to V <sub>DD</sub> )							

#### Table 9-1. Design Parameters

#### 9.2.1.2 Detailed Design Procedure

Figure 9-1 shows an application that demonstrates how the TMUX620x can be used to select the gain of a TIA amplifier. Here  $R_F$  is used to prevent any open loop configuration. For the lowest error, the  $R_{ON}$  of the switch should be much smaller than  $R_F$  s, as this will scale linearly with the potential error.

The TMUX620x can support 1.8V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX620x can operate without any external components except for the supply decoupling capacitors. The select pin has an internal Pull-Down resistor to prevent floating input logic. All inputs to the switch must fall within the recommend operating conditions of the TMUX620x including signal range and continuous current. For this design with a positive supply of 15V on  $V_{DD}$  and negative supply of -15V on  $V_{SS}$ , the signal range can be 15V to -15V. The maximum continuous current ( $I_{DC}$ ) can be up to 330mA (for wide-range current measurement, see the Section 6.4 section).

#### 9.2.1.3 Application Curves

The low on and off leakage currents of TMUX620x and Ultra-Low charge injection performance make this device ideal for implementing high precision industrial systems. The TMUX620x contains specialized architecture to reduce charge injection on the source (Sx) (for more details, see Section 8.3.7). Figure 9-2 shows the plot for the charge injection versus source voltage for the TMUX620x.




Figure 9-2. Charge Injection vs Source Voltage



## 9.3 Power Supply Recommendations

The TMUX620x operates across a wide supply range of  $\pm 4.5$  V to  $\pm 18$  V (4.5 V to 36 V in single-supply mode). The device also performs well with asymmetrical supplies such as V<sub>DD</sub> = 12 V and V<sub>SS</sub> = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at both the V<sub>DD</sub> and V<sub>SS</sub> pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

## 9.4 Layout

#### 9.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 9-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 9-4 shows an example of a PCB layout with the TMUX620x. Some key considerations are as follows:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD/VSS and GND. We recommend a 0.1 μF and 1 μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.



### 9.4.2 Layout Example




Figure 9-4. TMUX620x Layout Example



# 10 Device and Documentation Support

## **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- · Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Multiplexers and Signal Switches Glossary application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit application report

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2023) to Revision B (September 2024)							
•	Included Break-before-make time delay for TMUX7213	7					
•	Updated Truth Table information	27					
•	Updated Power Amplifier Gate Driver figure	<mark>28</mark>					

Cł	Changes from Revision * (November 2022) to Revision A (March 2023) P							
•	Changed the status of the data sheet from: Advanced Information to: Production Data	1						

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX6201RQXR	ACTIVE	WSON	RQX	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H201	Samples
TMUX6202RQXR	ACTIVE	WSON	RQX	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H202	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

16-Nov-2023


# **RQX0008A**



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RQX0008A**

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RQX0008A**

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated