







**TMUX7221, TMUX7222** 

SCDS444B - FEBRUARY 2023 - REVISED MAY 2024


# TMUX722x 44 V, Low-RON, 1:1 (SPST), 2-Channel Precision Switches with Latch-Up Immunity and 1.8-V Logic


#### 1 Features

- Latch-up immune
- Dual supply range: ±4.5 V to ±22 V
- Single supply range: 4.5 V to 44 V
- Low on-resistance: 2.1  $\Omega$
- -40°C to +125°C operating temperature
- 1.8 V logic compatible
- Integrated pull-down resistor on logic pins
- Fail-safe logic
- Rail-to-rail operation
- Bidirectional operation

# 2 Applications

- Optical networking
- Optical test equipment
- **HVAC** controller
- Ultrasound scanners
- Active oscilloscope probes
- Factory automation and industrial controls
- Programmable logic controllers (PLC)
- Analog input modules
- Semiconductor test
- Patient monitoring and diagnostics
- Wired networking
- Data acquisition systems





**Block Diagram** 

## 3 Description

The TMUX722x are complementary metal-oxide semiconductor (CMOS) switches with latch-up immunity in a dual channel, 1:1 (SPST) configuration. These devices work with a single supply (4.5 V to 44 V), dual supplies (±4.5 V to ±22 V), or asymmetric supplies (such as  $V_{DD}$  = 12 V,  $V_{SS}$  = -5 V). The TMUX722x supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from  $V_{SS}$  to  $V_{DD}$ .

The TMUX722x can be enabled or disabled by controlling the SEL pins, turning on signal path 1 (S1 to D1) or signal path 2 (S2 to D2). All logic control inputs support logic levels from 1.8 V to V<sub>DD</sub>, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Failsafe logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. For more information, see Section 7.3.5.

The TMUX72xx family provides latch-up immunity, preventing undesirable high current events between parasitic structures within the device typically caused by overvoltage events. A latch-up condition typically continues until the power supply rails are turned off and can lead to device failure. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments.

**Package Information** 

P	ART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
	JX7221 JX7222	DGS (VSSOP, 10)	3 mm × 4.9 mm

- For more information, see Section 11.
- (2)The package size (length × width) is a nominal value and includes pins, where applicable.



# **Table of Contents**

1	Features	1
	Applications	
	Description	
	Pin Configuration and Functions	
	Specifications	
	5.1 Absolute Maximum Ratings	4
	5.2 ESD Ratings	4
	5.3 Thermal Information	5
	5.4 Recommended Operating Conditions	5
	5.5 Source or Drain Continuous Current	5
	5.6 ±15 V Dual Supply: Electrical Characteristics	
	5.7 ±15 V Dual Supply: Switching Characteristics	7
	5.8 ±20 V Dual Supply: Electrical Characteristics	8
	5.9 ±20 V Dual Supply: Switching Characteristics	
	5.10 44 V Single Supply: Electrical Characteristics	
	5.11 44 V Single Supply: Switching Characteristics	
	5.12 12 V Single Supply: Electrical Characteristics	
	5.13 12 V Single Supply: Switching Characteristics	
	5.14 Typical Characteristics	
6	Parameter Measurement Information	
	6.1 On-Resistance	
	6.2 Off-Leakage Current	
	6.3 On-Leakage Current	
	6.4 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	
	6.5 t <sub>ON (VDD)</sub> Time	
	6.6 Propagation Delay	
	6.7 Charge Injection	.22

	6.8 Off Isolation	22
	6.9 Crosstalk	23
	6.10 Bandwidth	. 23
	6.11 THD + Noise	
	6.12 Power Supply Rejection Ratio (PSRR)	. 24
7	Detailed Description	
	7.1 Overview	
	7.2 Functional Block Diagram	25
	7.3 Feature Description	
	7.4 Device Functional Modes	
	7.5 Truth Tables	
8	Application and Implementation	
	8.1 Application Information	
	8.2 Typical Applications	
	8.3 Power Supply Recommendations	
	8.4 Layout	. 30
9	Device and Documentation Support	32
	9.1 Documentation Support	. 32
	9.2 Receiving Notification of Documentation Updates	
	9.3 Support Resources	. 32
	9.4 Trademarks	32
	9.5 Electrostatic Discharge Caution	32
	9.6 Glossary	
1	0 Revision History	
1	1 Mechanical, Packaging, and Orderable	
	Information	. 33



# **4 Pin Configuration and Functions**




Figure 4-1. DGS Package, 10-Pin VSSOP (Top View)

Table 4-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION <sup>(2)</sup>
NAME	NO.	ITPE(")	DESCRIPTION <sup>(-)</sup>
S1	1	I/O	Source pin 1. Can be an input or output.
S2	2	I/O	Source pin 2. Can be an input or output.
N.C.	3	_	No internal connection. Can be shorted to GND or left floating.
GND	4	Р	Ground (0 V) reference
V <sub>DD</sub>	5	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.
SEL2	6	I	Logic control input, has internal pull-down resistor. Controls the switch connection. For more information, see Section 7.5.
SEL1	7	1	Logic control input, has internal pull-down resistor. Controls the switch connection. For more information, see Section 7.5
V <sub>SS</sub>	8	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.
D2	9	I/O	Drain pin 2. Can be an input or output.
D1	10	I/O	Drain pin 1. Can be an input or output.

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) For what to do with unused pins, refer to Section 7.4.

# **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$			48	V
$V_{DD}$	Supply voltage	-0.5	48	V
V <sub>SS</sub>		-48	0.5	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (SELx)	-0.5	48	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (SELx)	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, Dx)	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Diode clamp current <sup>(3)</sup>	-30	30	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, Dx)		I <sub>DC</sub> + 10 % <sup>(4)</sup>	mA
T <sub>A</sub>	Ambient temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
T <sub>J</sub>	Junction temperature		150	°C
P <sub>tot</sub>	Total power dissipation (VSSOP) <sup>(5)</sup>		450	mW

<sup>(1)</sup> Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to Source or Drain Continuous Current table for I<sub>DC</sub> specifications.
- (5) For VSSOP package:  $P_{tot}$  derates linearly above  $T_A = 70^{\circ}$ C by 6.7mW/°C.

#### 5.2 ESD Ratings

			VALUE	UNIT
TMUX722x			771202	<b>O</b>
V <sub>(ESD)</sub> Elec	Electrostatic discharge  Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup> Charged device model (CDM), per ANSI/ESDA JEDEC JS-002, all pins <sup>(2)</sup>		±2000	W
			±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



#### 5.3 Thermal Information

		TMUX722x	
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	UNIT
		10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	154.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	52.9	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	75.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	5.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	73.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub> – V <sub>SS</sub> (1)	Power supply voltage differential	4.5	44	V
$V_{DD}$	Positive power supply voltage	4.5	44	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	$V_{DD}$	V
V <sub>SEL</sub> or V <sub>EN</sub>	Address or enable pin voltage	0	44	V
Is or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> <sup>(2)</sup>	mA
T <sub>A</sub>	Ambient temperature	-40	125	°C

 $V_{DD}$  and  $V_{SS}$  can be any value as long as 4.5 V  $\leq$  ( $V_{DD} - V_{SS}$ )  $\leq$  44 V, and the minimum  $V_{DD}$  is met. Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications.

#### 5.5 Source or Drain Continuous Current

at supply voltage of  $V_{DD}$  ± 10%,  $V_{SS}$  ± 10 % (unless otherwise noted)

CONTINUOUS CURRENT PER CHANNEL (I <sub>DC</sub> ) (2)		T <sub>Δ</sub> = 25°C	T <sub>Δ</sub> = 85°C	T <sub>Δ</sub> = 125°C	UNIT
PACKAGE	TEST CONDITIONS	1 A - 25 C	1A - 65 C	1A - 125 C	UNIT
	+44 V Single Supply <sup>(1)</sup>	380	260	130	mA
DGS (VSSOP)	±15 V Dual Supply	380	260	130	mA
DG3 (V330F)	+12 V Single Supply	280	190	100	mA
	±5 V Dual Supply	240	160	90	mA

Specified for nominal supply voltage only.

Refer to Total power dissipation (Ptot) limits in Absolute Maximum Ratings table that must be followed with max continuous current specification.

# 5.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

• •	$\frac{\text{IV}_{DD} = +15 \text{ V}, \text{ V}_{SS} = -15 \text{ V}, \text{ I}_{A} = \text{PARAMETER}}{\text{PARAMETER}}$	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH		1				
			25°C		2.1	2.9	Ω
R <sub>ON</sub>	On-resistance	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			3.8	Ω
		ID IO IIIA	-40°C to +125°C			4.5	Ω
			25°C		0.05	1.1 2.9 3.8 4.5 0.5 0.25 0.3 0.35 0.5 0.6 0.7 0.85 0.1 0.5 0.15 1.6 1.5 0.5 0.15 1.6 1.5 0.5 0.15 1.6 1.5 0.5 0.15 1.6 1.5 0.5 0.15 1.6 1.5 0.7 0.85 0.15 1.6 1.5 0.7 0.85 0.15 1.6 1.6 1.6 1.5 0.7 0.85 0.15 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			0.3	Ω
	Chamies	ID 10 IIIA	-40°C to +125°C			0.35	Ω
			25°C		0.5	0.6	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_S = -10 \text{ mA}$	-40°C to +85°C			3.8 4.5 0.25 0.3 0.35 0.6 0.7 0.85  1.6 15 0.15 1.6 15 0.15 44 0.8 2.5	Ω
		IS TO TITA	-40°C to +125°C			0.85	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA	-40°C to +125°C		0.01		Ω/°C
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.15	0.05	0.15	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-1.6		1.6	nA
,		$V_{D} = -10 \text{ V} / + 10 \text{ V}$	-40°C to +125°C	-15		15	nA
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = –16.5 V	25°C	-0.15	0.05	0.15	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-1.6		1.6	nA
(- )		$V_S = +10 \text{ V} / -10 \text{ V}$ $V_D = -10 \text{ V} / + 10 \text{ V}$	-40°C to +125°C	-15	0.85 0.01 0.05 0.15 0.05 0.15 0.05 0.15 0.05 0.15 0.05 0.15 0.1	nA	
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = –16.5 V	25°C	-0.15	0.05	0.15	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on	-40°C to +85°C	-1.6		1.6	nA
I <sub>D(ON)</sub>		$V_S = V_D = \pm 10 \text{ V}$	-40°C to +125°C	-15		2.1 2.9 3.8 4.5 .05 0.25 0.3 0.35 0.5 0.6 0.7 0.85 .01 .05 0.15 1.6 15 .05 0.15 1.6 15 .05 0.15 1.6 15 .05 0.15 3.5 30 47 55 72	nA
LOGIC IN	IPUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		1	2.5	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY						
			25°C		30	47	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			55	μA
		Logio inputo – o v, o v, oi v DD	-40°C to +125°C		15	μA	
			25°C		7	15	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			20	μA
		Logic inputs – U v, J v, Ol VDD	-40°C to +125°C			30	μA

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

<sup>(2)</sup> When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ± 10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		145	180	ns
t <sub>ON</sub>	Turn-on time from control input	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	–40°C to +85°C			190	ns
		11t_ 000 12, 0t_ 00 pi	-40°C to +125°C			200	ns
			25°C		100	180	ns
t <sub>OFF</sub>	Turn-off time from control input	$V_S = 10 \text{ V}$ $R_1 = 300 \Omega, C_1 = 35 \text{ pF}$	-40°C to +85°C			195	ns
		11( 000 11, OL 00 PI	-40°C to +125°C			210	ns
			25°C		0.19		ms
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1 μs $R_L$ = 300 Ω, $C_L$ = 35 pF	–40°C to +85°C		0.2		ms
	(VDD to cutput)	11t_ 000 12, 0t_ 00 pi	-40°C to +125°C		0.2	190 200 100 180 195 210 .19 0.2 0.2 0.2 500 -15 -70 -50 114 -93 45 .18 -71	ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		500		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 100 pF	25°C		-15		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$	25°C		-70		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		-50		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$	25°C		-114		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1MHz$	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$	25°C		45		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		-0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz	25°C		<b>-</b> 71		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ $f = 20 \text{ Hz to } 20 \text{ kHz}$	25°C	C	.0005		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		25		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		33		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		120		pF



# 5.8 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

Typical at	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.9	2.7	Ω
R <sub>ON</sub>	On-resistance	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			3.5	Ω
			-40°C to +125°C			4.2	Ω
			25°C		0.04	0.22	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			0.28	Ω
	CHAINCIS	10 - 10 mA	-40°C to +125°C			0.3	Ω
			25°C		0.3	0.75	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_S = -10 \text{ mA}$	-40°C to +85°C			2.7 3.5 4.2 0.22 0.28 0.3 0.75 0.9 1.2 1.5 4 24 1.5 4 24 24 24 24 0.8 2 2 1.5 4 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5	Ω
		ig 10 min	-40°C to +125°C			1.2	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA	-40°C to +125°C		0.009		Ω/°C
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	-1.5	0.05	1.5	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-4		4	nA
,		$V_{D} = -15 \text{ V} / + 15 \text{ V}$	-40°C to +125°C	-24		24	nA
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	-1.5	0.05		nA
ARON  RON FLAT  RON DRIFT  IS(OFF)  ID(OFF)  LOGIC INF  VIH  VIL  IIH  IIL  CIN  POWER S	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-4		4	nA
		$V_{\rm D} = -15 \text{ V} / + 15 \text{ V}$	-40°C to +125°C	-24		3.5 4.2 4.0.22 0.28 0.3 3.0.75 0.9 1.2 9 1.5 4 24 15 1.5 4 24 15 1.5 4 24 15 1.5 4 15 1.5 4 18 15 19	nA
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = –22 V	25°C	-1.5	0.05	.9 2.7 3.5 4.2 0.4 0.22 0.28 0.3 .3 0.75 0.9 1.2 0.9 0.5 1.5 4 24 0.5 1.5 4 24 0.5 1.5 4 24 0.5 1.5 4 24 0.5 1.5 4 25 16 17 18 18 18 18 18 18 18 18 18 18	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on	-40°C to +85°C	-4			nA
ID(ON)		$V_S = V_D = \pm 15 \text{ V}$	-40°C to +125°C	-24		24	nA
LOGIC IN	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.5	2	μΑ
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY						
			25°C		38	55	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			3.5 4.2 04 0.22 0.28 0.3 0.3 0.75 0.9 1.2 09 05 1.5 4 24 05 1.5 4 24 05 1.5 4 24 0.8 5 25 61 81 8 15	μA
		Logic inputs – 0 v, 5 v, or v <sub>DD</sub>	-40°C to +125°C				μA
			25°C		8	15	μΑ
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			19	μΑ
		Logic inputs – 0 v, 5 v, oi v <sub>DD</sub>	-40°C to +125°C			37	μA

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.9 ±20 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +20 V ± 10%,  $V_{SS}$  = -20 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +20 V,  $V_{SS}$  = -20 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		110	170	ns
t <sub>ON</sub>	Turn-on time from control input	$V_S = 10 \text{ V}$ $R_I = 300 \Omega, C_I = 35 \text{ pF}$	–40°C to +85°C			185	ns
		11, 000 12, 01 00 pi	–40°C to +125°C			200	ns
			25°C		90	180	ns
t <sub>OFF</sub>	Turn-off time from control input	$V_S = 10 \text{ V}$ $R_1 = 300 \Omega, C_1 = 35 \text{ pF}$	-40°C to +85°C			190	ns
			–40°C to +125°C			200	ns
	D : ( )		25°C		0.18		ms
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1 μs $R_L$ = 300 Ω, $C_L$ = 35 pF	–40°C to +85°C		0.2		ms
	(188 11 1 14 14)		–40°C to +125°C		0.2		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		500		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 100 pF	25°C		-20		рC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$	25°C		-70		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		-50		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$	25°C		-112		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1MHz$	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$	25°C		45		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		-0.16		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz	25°C		-69		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 20 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ $f = 20 \text{ Hz to } 20 \text{ kHz}$	25°C		0.0005		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		25		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		32		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		120		pF



# 5.10 44 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		2.2	2.8	Ω
R <sub>ON</sub>	On-resistance	$V_S = 0 \text{ V to } 40 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			3.6	Ω
		10 10 mA	-40°C to +125°C			4.2	Ω
			25°C		0.1	0.23	Ω
ΔR <sub>ON</sub>	On-resistance mismatch between channels	$V_S = 0 \text{ V to } 40 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			0.3	Ω
			-40°C to +125°C			0.35	Ω
			25°C		0.2	1	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$V_S = 0 \text{ V to } 40 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			1.3	Ω
		0 10 1121	-40°C to +125°C			1.5	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 22 V, I <sub>S</sub> = -10 mA	-40°C to +125°C		0.008		Ω/°C
	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	-5	0.05	5	nA
I <sub>S(OFF)</sub>		Switch state is off V <sub>S</sub> = 40 V / 1 V	-40°C to +85°C	-10		10	nA
		V <sub>D</sub> = 1 V / 40 V	-40°C to +125°C	-35		35	nA
	Drain off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	-5	0.05	5	nA
$I_{D(OFF)}$		Switch state is off V <sub>S</sub> = 40 V / 1 V	-40°C to +85°C	-10		10	nA
		$V_D = 1 \text{ V} / 40 \text{ V}$	-40°C to +125°C	-35		35	nA
		V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	-5	0.05	5	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on	-40°C to +85°C	-10		10	nA
ID(ON)		$V_S = V_D = 40 \text{ V or } 1 \text{ V}$	-40°C to +125°C	-35		35	nA
LOGIC IN	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.5	2.75	μΑ
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY						
		443737	25°C		40	62	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 44 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			70	μΑ
			-40°C to +125°C			90	μΑ

Submit Document Feedback

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.11 44 V Single Supply: Switching Characteristics

 $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
			25°C	120	168	ns
t <sub>ON</sub>	Turn-on time from control input	$V_S = 18 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	–40°C to +85°C		185	ns
		11t_ 000 12, 0t_ 00 pi	–40°C to +125°C		195	ns
			25°C	120	180	ns
t <sub>OFF</sub>	Turn-off time from control input	$V_S = 18 \text{ V}$ $R_1 = 300 \Omega, C_1 = 35 \text{ pF}$	–40°C to +85°C		200	ns
		1.1 000 11, 0[ 00 p.	-40°C to +125°C		205	ns
			25°C	0.15		ms
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1 μs $R_1$ = 300 Ω, $C_1$ = 35 pF	–40°C to +85°C	0.17		ms
	(VDD to output)	11, 000 12, 01 00 pi	–40°C to +125°C	0.17		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C	500		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 22 V, C <sub>L</sub> = 100 pF	25°C	-16		рС
O <sub>ISO</sub>	Off-isolation	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF $V_S$ = 6 V, f = 100 kHz	25°C	-70		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C	-50		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$	25°C	-112		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1MHz$	25°C	-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$	25°C	45		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C	-0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, $f$ = 1 MHz	25°C	-70		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 22 \text{ V}, V_{BIAS} = 22 \text{ V}$ $R_L = 10 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , $f = 20 \text{ Hz}$ to 20 kHz	25°C	0.0004		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 22 V, f = 1 MHz	25°C	25		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 22 V, f = 1 MHz	25°C	34		pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 22 V, f = 1 MHz	25°C	120		pF



# 5.12 12 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		4.6	6	Ω
$R_{ON}$	On-resistance	$V_S = 0 \text{ V to } 10 \text{ V}$ $I_D = -10 \text{ mA}$	–40°C to +85°C			7.5	Ω
		10 - 10 mA	–40°C to +125°C			8.4	Ω
			25°C		0.08	0.2	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$V_S = 0 \text{ V to } 10 \text{ V}$ $I_D = -10 \text{ mA}$	–40°C to +85°C			0.32	Ω
	STATITOIS .	10 11 11 11 11 11 11 11 11 11 11 11 11 1	–40°C to +125°C			0.35	Ω
			25°C		1.2	2	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$V_S = 0 \text{ V to } 10 \text{ V}$ $I_S = -10 \text{ mA}$	-40°C to +85°C			2.2	Ω
		.5	–40°C to +125°C			2.4	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	$V_S = 6 \text{ V}, I_S = -10 \text{ mA}$	-40°C to +125°C		0.017		Ω/°C
	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.5	0.05	0.5	nA
I <sub>S(OFF)</sub>		Switch state is off V <sub>S</sub> = 10 V / 1 V	-40°C to +85°C	-2		2	nA
		V <sub>D</sub> = 1 V / 10 V	–40°C to +125°C	-12		12	nA
	Drain off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.5	0.05	0.5	nA
$I_{D(OFF)}$		Switch state is off V <sub>S</sub> = 10 V / 1 V	–40°C to +85°C	-2		2	nA
		V <sub>D</sub> = 1 V / 10 V	–40°C to +125°C	-12		12	nA
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.5	0.05	0.5	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on	–40°C to +85°C	-2		2	nA
ID(ON)		$V_S = V_D = 10 \text{ V or } 1 \text{ V}$	–40°C to +125°C	-12		12	nA
LOGIC IN	IPUTS (SEL / EN pins)					'	
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		–40°C to +125°C		0.5	2	μΑ
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	SUPPLY						
		40.07/7/	25°C		30	40	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			50	μΑ
		J,,	-40°C to +125°C			62	μΑ

Submit Document Feedback

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.13 12 V Single Supply: Switching Characteristics

 $\begin{aligned} &V_{DD} = +12 \text{ V} \pm 10\%, \text{ V}_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)} \\ &\text{Typical at V}_{DD} = +12 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \text{ (unless otherwise noted)} \end{aligned}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	MIN TYP		UNIT
			25°C		120	180	ns
t <sub>ON</sub>	Turn-on time from control input	$V_S = 8 V$ $R_L = 300 \Omega, C_L = 35 pF$	–40°C to +85°C			210	ns
		11, 000 12, 0L 00 pi	–40°C to +125°C			230	ns
			25°C		130	210	ns
t <sub>OFF</sub>	Turn-off time from control input	$V_S = 8 V$ $R_L = 300 \Omega, C_L = 35 pF$	–40°C to +85°C			235	ns
			–40°C to +125°C			250	ns
	D : 1 : 1		25°C		0.19		ms
t <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$V_{DD}$ rise time = 1 μs $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF	–40°C to +85°C		0.2		ms
	(188 11 184 11)		–40°C to +125°C		0.2		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		500		ps
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 6 V, C <sub>L</sub> = 100 pF	25°C		-6		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$	25°C -70			dB	
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ $25^{\circ}C$ $-50$		-50		dB	
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$	25°C		-112		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1MHz$	25°C		-93		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$	25°C		60		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, 25°C		-76		dB	
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 \text{ V}, V_{BIAS} = 6 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ $f = 20 \text{ Hz to } 20 \text{ kHz}$	25°C	(	0.0009		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		30		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		38		pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		110		pF



# 5.14 Typical Characteristics

at  $T_A = 25$ °C




Figure 5-1. On-Resistance vs Source or Drain Voltage – Dual Supply




Figure 5-2. On-Resistance vs Source or Drain Voltage – Dual Supply




Figure 5-3. On-Resistance vs Source or Drain Voltage – Single Supply





Figure 5-4. On-Resistance vs Source or Drain Voltage – Single Supply









Figure 5-6. On-Resistance vs Temperature

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




at  $T_A = 25$ °C






at  $T_A = 25$ °C






at  $T_A = 25$ °C





at T<sub>A</sub> = 25°C



#### **6 Parameter Measurement Information**

#### 6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. Figure 6-1 shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using the following setup, where  $R_{ON}$  is computed as  $R_{ON} = V / I_{SD}$ :




Figure 6-1. On-Resistance

## 6.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol I<sub>S(OFF)</sub>.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

Figure 6-2 shows the setup used to measure both off-leakage currents.




Figure 6-2. Off-Leakage Measurement Setup

#### 6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 6-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




Figure 6-3. On-Leakage Measurement Setup

# 6.4 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure turn-off time, denoted by the symbol t<sub>OFF(EN)</sub>.




Figure 6-4. Turn-On and Turn-Off Time Measurement Setup

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 6.5 t<sub>ON (VDD)</sub> Time

The  $t_{ON\ (VDD)}$  time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. Figure 6-5 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON\ (VDD)}$ .




Figure 6-5. t<sub>ON (VDD)</sub> Time Measurement Setup

## 6.6 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 6-6 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .




Figure 6-6. Propagation Delay Measurement Setup

### 6.7 Charge Injection

The TMUX722x has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q<sub>C</sub>. Figure 6-7 shows the setup used to measure charge injection from source (Sx) to drain (D).




Figure 6-7. Charge-Injection Measurement Setup

#### 6.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance,  $Z_0$ , for the measurement is 50  $\Omega$ . Figure 6-8 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




Figure 6-8. Off Isolation Measurement Setup

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

#### 6.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 6-9 shows the setup used to measure, and the equation used to calculate crosstalk.




Figure 6-9. Crosstalk Measurement Setup

#### 6.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance,  $Z_0$ , for the measurement is 50  $\Omega$ . Figure 6-10 shows the setup used to measure bandwidth.




Figure 6-10. Bandwidth Measurement Setup

#### **6.11 THD + Noise**

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




Figure 6-11. THD + N Measurement Setup

## 6.12 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of  $100 \text{ mV}_{PP}$ . The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.




Figure 6-12. AC PSRR Measurement Setup

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 7 Detailed Description

#### 7.1 Overview

The TMUX722x is a 1:1, 2-channel switch. Each input is turned on or turned off based on the state of the select line and enable pin.

## 7.2 Functional Block Diagram

Figure 7-1 shows the functional block diagram of the TMUX722x.




Figure 7-1. TMUX722x Functional Block Diagram

#### 7.3 Feature Description

#### 7.3.1 Bidirectional Operation

The TMUX722x conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

#### 7.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX722x ranges from  $V_{SS}$  to  $V_{DD}$ .

#### 7.3.3 1.8 V Logic Compatible Inputs

The TMUX722x has 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the device to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations, refer to Simplifying Design with 1.8 V logic Muxes and Switches.

## 7.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX722x have internal weak pull-down resistors to GND so that the logic pins are not left floating. The value of this pull-down resistor is approximately 4 M $\Omega$ , but is clamped to about 1  $\mu$ A at higher voltages. This feature integrates up to four external components and reduces system size and cost.

#### 7.3.5 Fail-Safe Logic

The TMUX722x supports Fail-Safe Logic on the control input pins (EN, SEL) allowing for operation up to 44 V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX722x to be ramped to +44 V while  $V_{DD}$  and  $V_{SS}$  = 0 V. The logic control inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.

#### 7.3.6 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX722x family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX722x family of switches and multiplexers to be used in harsh environments.

#### 7.3.7 Ultra-Low Charge Injection

The TMUX722x has a transmission gate topology, as shown in Figure 7-2. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 7-2. Transmission Gate Topology

The TMUX722x contains specialized architecture to reduce charge injection on the Drain (Dx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (Sx). Doing this will push excess charge from the switch transition into the compensation capacitor on the Source (Sx) instead of the Drain (Dx). As a general rule, Cp should be 20x larger than the equivalent load capacitance on the Drain (Dx). Figure 7-3 shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX7219 as part of the TMUX72xx family with a 100 pF load capacitance.




Figure 7-3. Charge Injection Compensation

Product Folder Links: TMUX7221 TMUX7222



#### 7.4 Device Functional Modes

The TMUX722x devices have two independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. The control pins can be as high as 44 V.

The TMUX722x devices can be operated without any external components except for the supply decoupling capacitors. The SEL pins has internal pull-down resistor of 4 M $\Omega$ . If unused, tie the SEL pins to GND so that the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Connect unused signal path inputs (S1, S2, D1, or D2) to GND.

### 7.5 Truth Tables

Table 7-1 provides the truth tables for the TMUX722x.

Table 7-1. TMUX7221 Truth Table

SEL x	CHANNEL x
0	Channel x OFF
1	Channel x ON

Table 7-2. TMUX7222 Truth Table

SEL x	CHANNEL x
0	Channel x ON
1	Channel x OFF

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

TMUX722x is part of the precision switches and multiplexers family of devices. TMUX722x offers low RON, low on and off leakage currents and ultra-low charge injection performance. These properties make TMUX722x ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

### 8.2 Typical Applications

#### 8.2.1 Switched Gain Amplifier - Discrete PGA

Switches and multiplexers are commonly used in the feedback path of amplifier circuits to provide configurable gain control. By using various resistor values on each switch path the TMUX722x allows the system to have multiple gain settings. An external resistor, ensures the amplifier isn't operating in an open loop configuration, and gives up to 4 gain settings. The leakage current, on-resistance, and charge injection performance of the TMUX722x are key specifications to evaluate when selecting a device for gain control.

Figure 8-1 shows the TMUX722x configured to select the gain of an op-amp, creating a discrete PGA.

For more information on how to use TI's analog switches in Discrete Programmable Gain Amplifier (PGA) such as the impact of On-Capacitance, see *Choosing the Right Multiplexer for a Discrete Programmable Gain Amplifier (PGA)* 




Figure 8-1. Gain Switching

Product Folder Links: TMUX7221 TMUX7222



#### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in Section 8.2.1.1.

Table 8-1. Design Parameters

PARAMETERS	VALUES
Supply (V <sub>DD</sub> )	15 V
Supply (V <sub>SS</sub> )	- 15 V
Input / Output signal range	-15 V to 15 V (Rail-to-Rail)
Control logic thresholds	1.8 V compatible

#### 8.2.1.2 Detailed Design Procedure

The TMUX722x device can be operated without any external components except for the supply decoupling capacitors. All inputs signals passing through the switch must fall within the recommend operating conditions of the TMUX722x including signal range and continuous current. For this design example, with a supply of +15 V and -15 V, the signals can range from +15 V to -15 V when the device is powered.

The application shown in *Switching Gain Settings* demonstrates how to use the TMUX722x to control the feedback gain of a precision op-amp. This feedback design can very sensitive to induced voltage and current offsets. The TMUX722x has a typical On-leakage current of 100 pA which would lead to an accuracy well within 1% of a full scale 1  $\mu$ A signal, thus minimizing errors from current offsets. The low On-Resistance of the TMUX722x leads to a low error in the feedback resistance and resulting gain, and also minimizes any voltage offsets.

Table 8-2. Programmable Gain and Error

SEL1	SEL2	Gain	Gain Error
0	0	10x	0%
1	0	5x	0.13%
0	1	2x	0.16%

### 8.2.1.3 Application Curve

The TMUX722x is capable of switching signals with minimal distortion because of the ultra-low leakage currents and excellent on-resistance flatness. Figure 8-2 shows how the on-resistance for the TMUX722x varies with different supply voltages.




Figure 8-2. On-Resistance vs Source or Drain Voltage

### 8.3 Power Supply Recommendations

The TMUX722x operates across a wide supply range of  $\pm 4.5$  V to  $\pm 22$  V (4.5 V to 44 V in single-supply mode). The device also performs well with asymmetrical supplies such as  $V_{DD} = 12$  V and  $V_{SS} = -5$  V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at both the  $V_{DD}$  and  $V_{SS}$  pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 8-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Some key considerations are:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD/VSS and GND. We recommend a 0.1 μF and 1 μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

Product Folder Links: TMUX7221 TMUX7222



# 8.4.2 Layout Example




Figure 8-4. TMUX722x Layout Example

# 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment.
- Texas Instruments, Multiplexers and Signal Switches Glossary.
- Texas Instruments, QFN/SON PCB Attachment.
- Texas Instruments, Quad Flat pack No-Lead Logic Packages.
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision A (April 2023) to Revision B (May 2024)

Page

• Updated the Pin Configuration section to accurately reflect the correct pin number for SEL1 and SEL2.........3

#### Changes from Revision \* (February 2023) to Revision A (April 2023)

Page

Product Folder Links: TMUX7221 TMUX7222



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 19-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTMUX7221DGSR	ACTIVE	VSSOP	DGS	10	2500	TBD	Call TI	Call TI	-40 to 125		Samples
PTMUX7222DGSR	ACTIVE	VSSOP	DGS	10	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TMUX7221DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TM221	Samples
TMUX7222DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TM222	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

www.ti.com 19-Apr-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Nov-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7221DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
TMUX7222DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Nov-2024



## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TMUX7221DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
ı	TMUX7222DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated