







TPS1HTC100-Q1 SLVSHZ1 - JUNE 2024

# TPS1HTC100-Q1, 83mΩ, 4A Single-Channel Automotive Smart High-Side Switch

### 1 Features

- Single-channel smart high-side power switch for 24V automotive systems with full diagnostics
- Wide operating voltage range: 6V to 60V
- Low  $R_{ON}$ : 83m $\Omega$  typical, 180m $\Omega$  maximum
- Low standby current: < 0.5µA
- Low quiescent current (Iq): < 2mA
- Improve system level reliability through adjustable current limiting
  - Current limit: 1A to 5A or 7.3A
- Accurate current sensing: ±5% at 1A
- Protection
  - Overload and short-circuit protection
  - Integrated inductive discharge clamp
  - Undervoltage lockout (UVLO) protection
  - Loss of GND, loss of supply protection
  - Reverse battery protection with external components
- Diagnostics
  - On and off state output open-load and short-tobattery detection
  - Overload and short to ground detection
  - Absolute and relative thermal shutdown detection
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- Operating junction temperature: -40 to 125°C
- Input control: 1.8V, 3.3V and 5V logic compatible
- Integrated fault sense voltage scaling for ADC protection
- Qualifications
  - AEC-Q100 qualified for automotive applications
    - Temperature grade 1: –40°C to +125°C, T<sub>A</sub>
- 14-pin 5mm × 6.4mm thermally-enhanced HTSSOP package

## 2 Applications

General resistive, inductive, and capacitive loads

## 3 Description

TPS1HTC100-Q1 is a single-channel, smart high-side switch, with integrated NMOS power FET and charge pump, designed to meet the requirements of 24V automotive battery systems. The low  $R_{ON}$  (83m $\Omega$ ) minimizes device power dissipation driving a wide range of output load current up to 4A DC, and the 60V DC operating range improves system robustness.


The device integrates protection features such as thermal shutdown, output clamp, and current limit. These features improve system robustness during fault events such as short circuit. TPS1HTC100-Q1 implements an adjustable current limiting circuit that improves the reliability of the system by reducing inrush current when driving large capacitive loads and minimizing overload current. The device also provides an accurate load current sense that allows for improved load diagnostics such as overload and open-load detection enabling better predictive maintenance.

TPS1HTC100-Q1 is available in a small 14-pin, 5mm × 6.4mm HTSSOP leaded package with 0.65mm pin pitch minimizing the PCB footprint.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)
TPS1HTC100-Q1	PWP (HTSSOP, 14)	5mm × 6.4mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length x width) is a nominal value and includes pins, where applicable.



Typical Application Schematic



# **Table of Contents**

1 Features	1	7.2 Functional Block Diagram	14
2 Applications		7.3 Feature Description	
3 Description		7.4 Device Functional Modes	
4 Pin Configuration and Functions	3	8 Application and Implementation	<mark>2</mark> 7
4.1 Recommended Connections for Unused Pins	3	8.1 Application Information	<mark>2</mark> 7
5 Specifications	4	8.2 Typical Application	<mark>2</mark> 7
5.1 Absolute Maximum Ratings	4	8.3 Power Supply Recommendations	
5.2 ESD Ratings	4	8.4 Layout	
5.3 Recommended Operating Conditions	4	9 Device and Documentation Support	
5.4 Thermal Information	5	9.1 Documentation Support	34
5.5 Electrical Characteristics	5	9.2 Receiving Notification of Documentation Updates	34
5.6 SNS Timing Characteristics	8	9.3 Support Resources	34
5.7 Switching Characteristics		9.4 Trademarks	
5.8 Timing Diagrams		9.5 Electrostatic Discharge Caution	
5.9 Typical Characteristics		9.6 Glossary	34
6 Parameter Measurement Information		10 Revision History	
7 Detailed Description	.13	11 Mechanical, Packaging, and Orderable	
7.1 Overview	.13	Information	34



# **4 Pin Configuration and Functions**




Figure 4-1. PWP Package, 14-Pin HTSSOP (Top View)

**Table 4-1. Pin Functions** 

Р	PIN		DESCRIPTION		
NO.	NAME	ITPE(')	DESCRIPTION		
1	GND	Power	Ground of device. Connect to resistor- diode ground network to have reverse battery protection.		
2	EN	I	Input control for channel activation, internal pulldown.		
3	DIAG_EN	I	Enable-disable pin for diagnostics, internal pulldown.		
4	FAULT	0	Open drain global fault output. Referred to FLT, or fault pin.		
5	LATCH	I	Thermal shutdown behavior, latch off or auto retry, internal pull down.		
6	SNS	0	Output corresponding sense value based on sense ratio.		
7	ILIM	0	Adjustable current limit. Short to ground or leave floating if external current limit is not used.		
11	NC	N/A	No internal connection.		
8, 9, 10	VOUT	Power	Output of high side switch, connected to load.		
12, 13, 14	VS	Power	Power supply.		
Thermal Pad	Pad	_	Thermal pad, internally shorted to ground.		

<sup>(1)</sup> I = input, O = output, N/A = not applicable

### 4.1 Recommended Connections for Unused Pins

TPS1HTC100-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

**Table 4-2. Connections for Optional Pins** 

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through 1kΩ resistor	Analog sense is not available.
LATCH	Float or ground through R <sub>PROT</sub> resistor	With LATCH unused, the device performs an auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM	Float	If the ILIM pin is left floating, the device is set to the default internal current-limit threshold. This is considered a fault state for the device.
FAULT	Float	If the FAULT pin is unused, the system cannot read faults from the output.
DIAG_EN	Float or ground through R <sub>PROT</sub> resistor	With DIAG_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	·	MIN	MAX	UNIT
Continuous supply voltage, V <sub>S</sub> with respect to IC GND		-0.7	64	V
Continuous supply voltage, V <sub>OUT</sub> with respect to IC GND		-60	64	V
Transient (< 100µs) voltage at the supply pin, V <sub>S</sub> with re	spect to IC GND	-0.7	81	V
Enable pin voltage, V <sub>EN</sub>		-1	6	V
LATCH pin voltage, V <sub>LATCH</sub>		-1	6	V
DIAG_EN pin voltage, V <sub>DIAG_EN</sub>		-1	6	V
Sense pin voltage, V <sub>SNS</sub>		-1	6	V
FAULT pin voltage, V <sub>FAULT</sub>		-1	6	V
Reverse ground current, I <sub>GND</sub>	V <sub>S</sub> < 0V		-50	mA
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins except VS and VOUT	±2000	V
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	VS and VOUT with respect to GND	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	All pins	±750	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>S_OP_NOM</sub>	Nominal supply voltage	6.0	60	V
V <sub>EN</sub>	Enable voltage	-1	5.5	V
V <sub>LATCH</sub>	LATCH pin voltage, V <sub>LATCH</sub>	-1	5.5	V
V <sub>DIAG_EN</sub>	Diagnostic Enable voltage	-1	5.5	V
V <sub>FAULT</sub>	FAULT pin voltage	-1	5.5	V
V <sub>SNS</sub>	Sense voltage	-1	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

(1) All operating voltage conditions are measured with respect to device GND

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

## **5.4 Thermal Information**

		TPS1HTC100-Q1	
	THERMAL METRIC <sup>(1)</sup> (2)		UNIT
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	33.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	34.9	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	10.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the SPRA953 application report.
- (2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

## 5.5 Electrical Characteristics

 $V_S$  = 6V to 60V,  $T_A$  = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
VS SUPPL	Y VOLTAGE AND CURREN	NT				<u> </u>	
IL <sub>NOM</sub>	Continuous load current	V <sub>EN</sub> = 0V	T <sub>AMB</sub> = 85°C		4		Α
1	V guissant surrent	\/ - F\/   - 00	V <sub>DIAG_EN</sub> = 0V		0.98	1.3	mA
I <sub>Q, VS</sub>	V <sub>S</sub> quiescent current	$V_{EN} = 5V$ , $I_{OUT} = 0A$	V <sub>DIAG_EN</sub> = 5V		1.2	1.65	mA
	Total device standby		$T_J = -40$ °C to 85°C		0.25	0.7	μA
I <sub>STBY, VS</sub>	current (including MOSFET)	$V_{OUT} = 0V$	T <sub>J</sub> = 150°C		0.83	11	μΑ
1	Output leakage current	$V_{EN} = 0V$ , $V_{OUT} = 0V$ ,	T <sub>J</sub> = -40°C to 85°C			0.65	μA
I <sub>OUT(STBY)</sub>	Output leakage current	$V_{DIAG} = 0V$	T <sub>J</sub> = 150°C		0.28	10	μA
t <sub>STBY</sub>	Standby mode delay time	V <sub>EN</sub> = V <sub>DIAG_EN</sub> = 0V to st	andby		20		ms
VS UNDEF	RVOLTAGE LOCKOUT (UV	LO) INPUT					
V <sub>S,UVLOR</sub>	V <sub>S</sub> undervoltage lockout rising			5.0	5.4	5.75	V
V <sub>S,UVLOF</sub>	V <sub>S</sub> undervoltage lockout falling	- Measured with respect to	the GND pin of the device	4.1	4.5	4.85	V
VDS CLAN	MP						
	V	FFT	V <sub>S</sub> = 24V	70	78.9	84.5	V
$V_{DS,Clamp}$	V <sub>DS</sub> clamp voltage	FET current = 10mA	V <sub>S</sub> = 6V	48	53	58	V
RON CHAI	RACTERISTICS	1	1				
			T <sub>J</sub> = 25°C		83		mΩ
R <sub>ON</sub>	On-resistance	0.5A ≤ I <sub>OUT</sub> ≤ 3A	T <sub>J</sub> = 125°C			168	mΩ
			T <sub>J</sub> = 150°C			180	mΩ
R <sub>ON(REV)</sub>	On-resistance during reverse polarity	$0.5A \le I_{OUT} \le 3A, V_S = -$ 24V	T <sub>J</sub> = -40°C to 150°C			180	mΩ
CURRENT	LIMIT CHARACTERISTIC	S					
K <sub>CL</sub>	Current Limit Ratio		I <sub>CL, typ</sub> = 0.92A		46		A × kΩ
K <sub>CL</sub>	Current Limit Ratio		I <sub>CL, typ</sub> = 1.96A		48.9		A × kΩ
K <sub>CL</sub>	Current Limit Ratio		I <sub>CL, typ</sub> = 3.0A		50.1		A × kΩ
K <sub>CL</sub>	Current Limit Ratio		I <sub>CL, typ</sub> = 5.3A		53.2		A × kΩ



# **5.5 Electrical Characteristics (continued)**

 $V_S = 6V$  to 60V,  $T_A = -40$ °C to 125°C (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
			R <sub>ILIM</sub> = 50kΩ	0.73	0.92	1.11	Α
			$R_{ILIM} = 25k\Omega$	1.5	1.96	2.3	Α
		Chart aircuit candition	$R_{ILIM} = 16.7k\Omega$	2.3	3.0	3.5	Α
I <sub>CL</sub>	Current Limit level	Short circuit condition, V <sub>DS</sub> = 1V	R <sub>ILIM</sub> = 10kΩ	4	5.3	6.3	Α
			R <sub>ILIM</sub> = Open or Out of range	3.05	3.5	4.3	Α
			R <sub>ILIM</sub> = GND	6.1	7.3	8.6	Α
I <sub>CL_LINPK</sub>	Overcurrent Limit Threshold <sup>(1)</sup>	Overload condition	$R_{ILIM} = 25k\Omega$			1.5 × I <sub>CL</sub>	Α
I <sub>ILIM_ENPS</sub>	Peak current enabling into permanent short		R <sub>ILIM</sub> = 10kΩ			1.2 × I <sub>CL</sub>	Α
t <sub>IOS</sub>	Short circuit response time	VS = 24V			0.5		μs
THERMAL	SHUTDOWN CHARACTER	RISTICS					
T <sub>ABS</sub>	Thermal shutdown				165		°C
T <sub>REL</sub>	Relative thermal shutdown				60		°C
t <sub>RETRY</sub>	Retry time (2)	Time from fault shutdown until switch re-enable (thermal shutdown).			2		ms
Fault Response	Fault reponse to Thermal Shutdown			Configura	ble via Lat	ch pin	
T <sub>HYS</sub>	Absolute Thermal shutdown hysteresis				10		°C
FAULT PIN	CHARACTERISTICS						
V <sub>FAULT</sub>	FAULT low output voltage	I <sub>FAULT</sub> = 2.5mA				0.5	V
t <sub>FAULT_FLT</sub>	Fault indication-time	Time between fault and i	Time between fault and FAULT asserting			75	μs
t <sub>FAULT_SNS</sub>	Fault indication-time	V <sub>DIAG_EN</sub> = 5V Time between fault and I <sub>SNS</sub> settling at V <sub>SNSFH</sub>				106	μs
CURRENT	SENSE CHARACTERISTIC	CS		,		1	
K <sub>SNS</sub>	Current sense ratio	I <sub>OUT</sub> = 1A			800		A/A

# **5.5 Electrical Characteristics (continued)**

 $V_S = 6V$  to 60V,  $T_A = -40$ °C to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
			40		5		mA
			I <sub>OUT</sub> = 4A	<b>-</b> 5		6	%
					3.75		mA
			I <sub>OUT</sub> = 3A	<b>-</b> 5		5	%
				-5	2.5		mA
			I <sub>OUT</sub> = 2A	<b>–</b> 5		5	%
					1.25		mA
			I <sub>OUT</sub> = 1A	<b>–</b> 5		5	%
					0.625		mA
			$I_{OUT} = 0.5A$	-6		6	%
					0.3125		mA
I <sub>SNS</sub>	Current sense current	$V_{EN} = V_{DIAG\_EN} = 5V$	$I_{OUT} = 250 \text{mA}$	_10	0.0120	10	%
				-10	0.1875	10	mA
			I <sub>OUT</sub> = 150mA	10	0.1075	10	
				-10	0.075	10	
			I <sub>OUT</sub> = 60mA	05	0.075	05	mA
				-25		25	%
			I <sub>OUT</sub> = 30mA		0.0375		mA
				-25		25	%
			I <sub>OUT</sub> = 25mA		0.03125		mA
				-30		30	%
			I <sub>OUT</sub> = 10mA		0.011		mA
			1001	-30		30	%
SNS PIN C	CHARACTERISTICS						
		V <sub>DIAG_EN</sub> = 5V		4.5	5	5.77	V
$V_{SNSFH}$	V <sub>SNS</sub> fault high-level	$V_{DIAG\_EN} = 3.3V, R_{SNS} = 0$	Open	3.3	3.95	4.4	V
		V <sub>DIAG_EN</sub> = V <sub>IH</sub>		2.9	3.2	3.5	V
I <sub>SNSFLT</sub>	I <sub>SNS</sub> fault high-level	V <sub>DIAG_EN</sub> > V <sub>IH,DIAG_EN</sub>		5.2	6.4		mA
SNSleak	I <sub>SNS</sub> leakage	$V_{DIAG\_EN} = 5V$ , IL = 0mA				1.3	μΑ
\	V <sub>S</sub> for full current sense	V <sub>DIAG_EN</sub> = 3.3V		5.9			V
$V_{S\_ISNS}$	and fault functionality	V <sub>DIAG_EN</sub> = 5V		7.1			V
OPEN LO	AD DETECTION CHARACT	TERISTICS			,		
V <sub>OL_OFF</sub>	OFF state open-load (OL) detection voltage	V <sub>EN</sub> = 0V, V <sub>DIAG_EN</sub> = 5V		1.4	2	2.6	V
	OFF state open-load		V <sub>S</sub> = 6V	110	133	150	kΩ
R <sub>OL_OFF</sub>	(OL) detection internal	V <sub>EN</sub> = 0V, V <sub>DIAG_EN</sub> = 5V	V <sub>S</sub> = 24V	114	140	166	kΩ
	pull-up resistor		V <sub>S</sub> = 48V	120	140	166	kΩ
t <sub>OL_OFF</sub>	OFF state open-load (OL) detection deglitch time	$V_{EN} = 0V$ , $V_{DIAG\_EN} = 5V$ , duration longer than $t_{OL}$ .	, When Vs – V <sub>OUT</sub> < V <sub>OL</sub> ,		480	1050	μs
t <sub>OL_OFF_1</sub>	OL_OFF and STB indication-time from EN falling	V <sub>EN</sub> = 5V to 0V, V <sub>DIAG_EN</sub> I <sub>OUT</sub> = 0mA, V <sub>OUT</sub> = Vs -			310	905	μs
OL_OFF_2	OL and STB indication- time from DIA_EN rising	$V_{EN} = 0V$ , $V_{DIAG\_EN} = 0V$ $I_{OUT} = 0$ mA, $V_{OUT} = V_S$ -				1080	μs
DIAG_EN	PIN CHARACTERISTICS						
VII DIAG E	Input voltage low-level	No GND Network				0.8	V



## **5.5 Electrical Characteristics (continued)**

 $V_S = 6V$  to 60V,  $T_A = -40$ °C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH, DIAG_EN</sub>	Input voltage high-level	No GND Network	1.5			V
V <sub>IHYS,</sub> DIAG_EN	Input voltage hysteresis			270		mV
R <sub>DIAG_EN</sub>	Internal pulldown resistor		200	350	500	kΩ
I <sub>IL, DIAG_EN</sub>	Input current low-level	$V_{DIAG\_EN} = 0.8V, V_{EN} = 0V$		0.8		μA
I <sub>IH, DIAG_EN</sub>	Input current high-level	V <sub>DIAG_EN</sub> = 5V		14		μA
EN PIN CH	ARACTERISTICS				•	
V <sub>IL, EN</sub>	Input voltage low-level	No GND Network			0.8	V
V <sub>IH, EN</sub>	Input voltage high-level	No GND Network	1.5			V
V <sub>IHYS, EN</sub>	Input voltage hysteresis			300		mV
R <sub>EN</sub>	Internal pulldown resistor		200	350	500	kΩ
I <sub>IL, EN</sub>	Input current low-level	V <sub>EN</sub> = 0.8V		2.2		μA
I <sub>IH, EN</sub>	Input current high-level	V <sub>EN</sub> = 5V		14		μA
LATCH PIN	CHARACTERISTICS				'	
V <sub>IL, LATCH</sub>	Input voltage low-level	No GND Network			8.0	V
V <sub>IH, LATCH</sub>	Input voltage high-level	No GND Network	1.5			V
V <sub>IHYS,</sub> LATCH	Input voltage hysteresis			270		mV
R <sub>LATCH</sub>	Internal pulldown resistor		0.7	1	1.3	МΩ
I <sub>IL, LATCH</sub>	Input current low-level	V <sub>LATCH</sub> = 0.8V		0.77		μA
I <sub>IH, LATCH</sub>	Input current high-level	V <sub>LATCH</sub> = 5V		5		μA

<sup>(1)</sup> The maximum current output under overload condition before current limit regulation.

# **5.6 SNS Timing Characteristics**

 $V_S$  = 6V to 60V,  $T_A$  = -40°C to 125°C (unless otherwise noted), parameters not tested in production

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMI	NG - CURRENT SENSE					
	Settling time from rising edge of DIAG_EN	$V_{EN}$ = 5V, $V_{DIAG\_EN}$ = 0V to 5V, $R_{SNS}$ = 1k $\Omega$ , $I_L$ = 1A			15	μs
<sup>t</sup> SNSION1	50% of V <sub>DIAG_EN</sub> to 90% of settled ISNS	$V_{EN}$ = 5V, $V_{DIAG\_EN}$ = 0V to 5V, $R_{SNS}$ = 1k $\Omega$ , $I_L$ = 50mA			80	μs
t <sub>SNSION2</sub>	Settling time from rising edge of EN and DIAG_EN 50% of V <sub>DIAG_EN</sub> V <sub>EN</sub> to 90% of settled ISNS	$V_{EN} = V_{DIAG\_EN} = 0V \text{ to } 5V$ $V_{S} = 24V R_{SNS} = 1 k\Omega, I_{L} = 1A$			200	μs
t <sub>SNSION3</sub>	Settling time from rising edge of EN 50% of V <sub>EN</sub> to 90% of settled ISNS	$V_{EN}$ = 0V to 5V, $V_{DIAG\_EN}$ = 5V $R_{SNS}$ = 1k $\Omega$ , $I_L$ = 1A			200	μs
t <sub>SNSIOFF</sub>	Settling time from falling edge of DIAG_EN	$V_{EN}$ = 5V, $V_{DIAG\_EN}$ = 5V to 0V $R_{SNS}$ = 1k $\Omega$ , $R_L$ = 48 $\Omega$			20	μs
t <sub>SETTLEH</sub>	Settling time from rising edge of load step.	$V_{EN} = V_{DIAG\_EN} = 5V$ $R_{SNS} = 1k\Omega$ , $I_{OUT} = 0.5A$ to 3A			20	μs
t <sub>SETTLEL</sub>	Settling time from falling edge of load step.	$V_{EN} = V_{DIAG\_EN} = 5V$ $R_{SNS} = 1k\Omega$ , $I_{OUT} = 3A$ to 0.5A			20	μs
t <sub>SNSFH</sub>	Assertion time for SNSFH From 50% rising edge of VSNSFH to 50% of falling edge of VSNSFH	$V_{DIAG\_EN} = V_{EN} = 0V \text{ to } 5V$ $R_{SNS} = 1k\Omega, I_{OUT} = 5mA C_{OUT} = 15\mu F$	60			μs

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated


<sup>(2)</sup> Data not tested in production.

## **5.7 Switching Characteristics**

 $V_S$  = 48V, R<sub>L</sub> = 120 $\Omega$ , T<sub>A</sub> = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Turn-on delay time (from standby)		28	55	70	μs
t <sub>DR</sub>	Turn-on delay time (from active, diagnostic, or standby delay)	50% of EN to 20% of VOUT	20	47	65	μs
t <sub>DF</sub>	Turn-off delay time	50% of EN to 80% of VOUT	20	65	98	μs
SR <sub>R</sub>	VOUT rising slew rate	20% to 80% of V <sub>OUT</sub>	0.1	0.47	0.7	V/µs
SR <sub>F</sub>	VOUT falling slew rate	80% to 20% of V <sub>OUT</sub>	0.1	0.56	0.82	V/µs
t <sub>ON</sub>	Turn-on time (from standby)	50% of EN to 80% of VOUT		120	200	μs
t <sub>OFF</sub>	Turnoff time	50% of EN to 20% of VOUT		117	200	μs
t <sub>ON</sub> - t <sub>OFF</sub>	Turn-on and off matching	1ms ON time switch enable pulse	-25		70	μs
t <sub>ON_pw</sub>	Minimum VOUT ON pulse width	200μs ON time switch enable pulse, VOUT @90% of VS, F = f <sub>max</sub>	60		134	μs
t <sub>OFF_pw</sub>	Minimum VOUT OFF pulse width	200μs OFF time switch enable pulse, VOUT @20% of VS, F = f <sub>max</sub>	82	130	175	μs
		200μs enable pulse, F = f <sub>max</sub>	-15		15	%


# **5.8 Timing Diagrams**



Rise and fall time of  $V_{\text{EN}}$  is 100ns.

Figure 5-1. Switching Characteristics Definitions






Rise and fall times of control signals are 100ns. Control signals include: EN, DIA\_EN.

Figure 5-2. SNS Timing Characteristics Definitions


## 5.9 Typical Characteristics



Voltage



## **5.9 Typical Characteristics (continued)**



## **6 Parameter Measurement Information**




Figure 6-1. Parameter Definitions

## 7 Detailed Description

#### 7.1 Overview

The TPS1HTC100-Q1 is a automotive, single-channel, fully-protected, high-side power switch with an integrated NMOS power FET and charge pump rated to 60V DC tolerance. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. Low logic high threshold, V<sub>IH</sub>, of 1.5V on the input pins allow use of MCUs down to 1.8V. A programmable current-limit function greatly improves the reliability of the whole system. The device diagnostic reporting has two pins to support both digital status and analog current-sense output, for multiplexing the MCU analog or digital interface among devices.


The digital status report is implemented with an open-drain structure on the fault pin. When a fault condition occurs, the pin is pulled down to GND. An external pullup is required to match the microcontroller supply level. High-accuracy current sensing allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 /  $K_{SNS}$  of the load current, which is reflected as voltage on the SNS pin.  $K_{SNS}$  is a constant value across temperature and supply voltage. The SNS pin can also report a fault by forcing a voltage of  $V_{SNSFH}$  that scales with the diagnostic enable voltage so that the max voltage seen by the system ADC is within an acceptable value. This removes the need for an external Zener diode or resistor divider on the SNS pin.

The external high-accuracy current limit allows setting the current limit value by application. The external high-accuracy current limit highly improves the reliability of the system by clamping the inrush current effectively under start-up or short-circuit conditions. Also, the external high-accuracy current limit can save system costs by reducing PCB trace, connector size, and the preceding power-stage capacity. An internal current limit can also be implemented in this device. The lower value of the external or internal current-limit value is applied.

An active drain to source voltage clamp is built in to address switching off the energy of inductive loads, such as relays, solenoids, pumps, motors, and so forth. During the inductive switching-off cycle, both the energy of the power supply ( $E_{BAT}$ ) and the load ( $E_{LOAD}$ ) are dissipated on the high-side power switch itself. With the benefits of process technology and excellent IC layout, the TPS1HTC100-Q1 device can achieve excellent energy dissipation capacity, which can help save the need of using external free-wheeling circuitry in most cases.

The TPS1HTC100-Q1 device can be used as a high-side power switch for a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, and heaters.

## 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Accurate Current Sense

The high-accuracy current-sense function is internally implemented, which allows real-time monitoring and more-accurate diagnostics without further calibration. A current mirror is used to source 1 /  $K_{SNS}$  of the load current, flowing out to the external resistor between the SNS pin and GND, and reflected as voltage on the SNS pin.

 $K_{SNS}$  is the ratio of the output current and the sense current. The accuracy values of  $K_{SNS}$  quoted in the electrical characteristics do take into consideration temperature and supply voltage. Each device was internally calibrated while in production, so post-calibration by users is not required in most cases.

The maximum voltage out on the SNS pin is clamped to  $V_{SNSFH}$ , which is the fault voltage level. To make sure that this voltage is not higher than the system can tolerate, TI has correlated the voltage coming in on the DIAG\_EN pin with the maximum voltage out on the SNS pin. If DIAG\_EN is between  $V_{IH}$  and 3.3V, the maximum output on the SNS pin is approximately 3.3V. However, if the voltage at DIAG\_EN is above 3.3V, then the fault SNS voltage, V<sub>SNSFH</sub>, tracks that voltage up to 5V. Tracking is done because the GPIO voltage output that is powering the diagnostics through DIAG\_EN is close to the maximum acceptable ADC voltage within the same microcontroller. Therefore, the sense resistor value, R<sub>SNS</sub>, can be chosen to maximize the range of currents needed to be measured by the system. The R<sub>SNS</sub> value must be chosen based on application need. The minimum  $R_{SNS}$  value is usually bounded by the ADC minimum acceptable voltage,  $V_{ADC,min}$ , for the smallest load current needed to be measured by the system,  $I_{LOAD,min}$ . The maximum  $R_{SNS}$  value is chosen to ensure the V<sub>SNS</sub> voltage is below the V<sub>SNSFH</sub> value so that the system can determine faults. This difference between the maximum readable current through the SNS pin,  $I_{LOAD,max} \times R_{SNS}$ , and the  $V_{SNSFH}$  is called the headroom voltage, V<sub>HR</sub>. The headroom voltage is determined by the system but is important so that there is a difference between the maximum readable current and a fault condition. Therefore, the maximum R<sub>SNS</sub> value can be the  $V_{SNSFH}$  minus the  $V_{HR}$  times the sense current ratio,  $K_{SNS}$  divided by the maximum load current the system must measure, I<sub>LOAD.max</sub>. In most cases the following boundary equation can be used to determine the R<sub>SNS</sub> value.

$$V_{ADC,min} \times K_{SNS} / I_{LOAD,min} \le R_{SNS} \le (V_{SNSFH} - V_{HR}) \times K_{SNS} / I_{LOAD,max}$$
(1)

In some applications, where there is a higher load current range the above boundary equation can only satsify either the lower or upper bound. In these cases, more emphasis can be put on the lower measurable current values which increases  $R_{SNS}$ . Likewise, if the higher currents are of more interest the  $R_{SNS}$  can be decreased.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




Figure 7-1. Voltage Indication on the Current-Sense Pin

The maximum current the system wants to read,  $I_{LOAD,max}$ , must be below the current-limit threshold because after the current-limit threshold is tripped the  $V_{SNS}$  value goes to  $V_{SNSFH}$ . Additionally, currents being measured can be up to the maximum ILIM value but the current sense output accuracy is not specified above the maximum rated value in the Current Sense Characteristics.




Figure 7-2. Current-Sense and Current-Limit Block Diagram

Because this scheme adapts based on the voltage coming in from the MCU, there is no need to have a Zener diode on the SNS pin to protect from high voltages.

### 7.3.2 Programmable Current Limit

A high-accuracy current limit allows higher reliability, which protects the power supply during short circuit or power up. Also, a high-accuracy current limit can save system costs by reducing PCB traces, connector size, and the capacity of the preceding power stage.

Current limit offers protection from over-stressing to the load and integrated power FET. Current limit holds the current at the set value, and pulls up the SNS pin to  $V_{SNSFH}$  and asserts the  $\overline{FAULT}$  pin as diagnostic reports. The three current-limit thresholds are:

External programmable current limit -- An external resistor, R<sub>ILIM</sub> is used to set the channel current limit.
When the current through the device exceeds I<sub>LIM\_REG</sub> (current limit threshold), a closed loop steps in immediately. V<sub>GS</sub> voltage regulates accordingly, leading to the V<sub>DS</sub> voltage regulation. When the closed loop is set up, the current is clamped at the set value. The external programmable current limit provides the capability to set the current-limit value by application.

Additionally this value can be dynamically changed by changing the resistance on the ILIM pin. This can be seen in the Applications Section.

- Internal current limit: I<sub>LIM</sub> pin shorted to ground -- If the external current limit is out of range on the lower
  end or the I<sub>LIM</sub> pin is shorted to ground, the internal current limit is fixed. To use the internal current limit for
  large-current applications, tie the I<sub>LIM</sub> pin directly to the device GND.
- Internal current limit: I<sub>LIM\_REG</sub> pin open -- If the external resistor is out of range on the higher end or the ILIM pin is open, the current limit reverts to half the nominal current limit range. This level is still above the nominal operation for the device to operate in DC steady state but is low enough that if a pin fault occurs and the R<sub>ILIM</sub> opens up, the current does not default to the highest rating and put additional stress on the power supply.

Both the internal current limit ( $I_{lim,nom}$ ) and external programmable current limit are always active when  $V_S$  is powered and EN is high. The lower value one (of  $I_{LIM}$  and the external programmable current limit) is applied as the actual current limit. The typical deglitch time for the current limit to assert is 2.5 $\mu$ s.

Note that if a GND network is used (which leads to the level shift between the device GND and board GND), the ILIM pin must be connected with device GND. Calculate  $R_{LIM}$  with Equation 2.

$$R_{LIM\_REG} = K_{CL} / I_{LIM\_REG}$$
 (2)

For better protection from a hard short-to-GND condition (when  $V_S$  and input are high and a short to GND happens suddenly), an open-loop fast-response behavior is set to turn off the channel, before the current-limit closed loop is set up. With this fast response, the device can achieve better inrush-suppression performance.

For more information about the current limiting feature, see Section 7.3.4.1.

#### 7.3.2.1 Capacitive Charging

Figure 7-3 shows the typical set up for a capacitive load application and the internal blocks that function when the device is used. Note that all capacitive loads have an associated "load" in parallel with the capacitor that is described as a resistive load but in reality it can be inductive or resistive.




Figure 7-3. Capacitive Charging Circuit

The first thing to check is that the nominal DC current,  $I_{NOM}$ , is acceptable for the TPS1HTC100-Q1 device. This can easily be done by taking the  $R_{\theta JA}$  from Section 5.4 and multiplying the  $R_{ON}$  of the TPS1HTC100-Q1 and the  $I_{NOM}$  with it, add the ambient temperature and if that value is below the thermal shutdown value, then the device can operate with that load current. For an example of this calculation see the Section 8.2.

The second key care about for this application is to make sure that the capacitive load can be charged up completely without the device hitting thermal shutdown. This is because if the device hits thermal shutdown

Submit Document Feedback

during the charging, the resistive nature of the load in parallel with the capacitor starts to discharge the capacitor over the duration the TPS1HTC100-Q1 is off. Note that there are some applications with high enough load impedance that the TPS1HTC100-Q1 hitting thermal shutdown and trying again is acceptable; however, for the majority of applications the system must be designed so that the TPS1HTC100-Q1 does not hit thermal shutdown while charging the capacitor.

With the current clamping feature of the TPS1HTC100-Q1, capacitors can be charged up at a lower inrush current than other high current limit switches. This lower inrush current means that the capacitor takes a little longer to charge all the way up.

For more information about capacitive charging with high side switches, see the *How to Drive Resistive*, *Inductive*, *Capacitive*, *and Lighting Loads* application note. This application note has information about the thermal modeling available along with quick ways to estimate if a high side switch is able to charge a capacitor to a given voltage.

### 7.3.3 Inductive-Load Switching-Off Clamp

When an inductive load is switching off, the output voltage is pulled down to negative, due to the inductance characteristics. The power FET can break down if the voltage is not clamped during the current decay period. To protect the power FET in this situation, an internal drain to gate clamp, namely the  $V_{DS,clamp}$  is used to clamp the voltage between the drain and source of the device.

$$V_{DS,clamp} = V_{BAT} - V_{OUT}$$
 (3)

During the current-decay period ( $T_{DECAY}$ ), the power FET is turned on for inductive energy dissipation. Both the energy of the power supply ( $E_{BAT}$ ) and the load ( $E_{LOAD}$ ) are dissipated on the high-side power switch itself, which is called  $E_{HSD}$ . If resistance is in series with inductance, some of the load energy is dissipated in the resistance.

$$E_{HSD} = E_{BAT} + E_{LOAD} = E_{BAT} + E_{L} - E_{R}$$
(4)

From the high-side power switch view, E<sub>HSD</sub> equals the integration value during the current decay period.

$$E_{HSD} = \int_{0}^{T_{DECAY}} V_{DS,clamp} \times I_{OUT}(t) dt$$
 (5)

$$T_{DECAY} = \frac{L}{R} \times ln \left( \frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right)$$
 (6)

$$E_{HSD} = L \times \frac{V_{BAT} + |V_{OUT}|}{R^2} \times \left[ R \times I_{OUT(MAX)} - |V_{OUT}| In \left( \frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right) \right]$$
(7)

When R approximately equals 0, E<sub>HSD</sub> can be given simply as:

$$E_{HSD} = \frac{1}{2} \times L \times I_{OUT(MAX)}^2 \frac{V_{BAT} + |V_{OUT}|}{R^2}$$
(8)




Figure 7-4. Driving Inductive Load




Figure 7-5. Inductive-Load Switching-Off Diagram

As discussed previously, when switching off, battery energy and load energy are dissipated on the high-side power switch, which leads to the large thermal variation. For each high-side power switch, the upper limit of the maximum safe power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.



### 7.3.4 Full Protections and Diagnostics

Current Sensing is active when DIAG\_EN enabled. When DIAG\_EN is low, current sense is disabled. The SNS output is in high-impedance mode.

Table 7-1. DIAG\_EN Logic Table

DIAG_EN	EN Condition	Protections and Diagnostics				
HIGH	HIGH	See Fault Table				
TilGit	LOW	See I duit Table				
	HIGH	Diagnostics disabled, FAULT and SNS				
LOW	LOW	output set to high impedance. Protection is normal.				

Table 7-2. DIAG\_EN=HIGH Status Table

Conditions	EN	VOUT	FAULT	SNS	Behavior	Recovery
Normal	L	L	Hi-Z	0	Normal	
Normal	Н	Н	Hi-Z	I <sub>Load</sub> / K <sub>SNS</sub>	Normal	
Overcurrent	ent H V <sub>S</sub> - I <sub>LIM</sub> *R <sub>LOAD</sub> L V <sub>SNSFH</sub> Holds the current at the current limit until thermal shutdown		Holds the current at the current limit until thermal shutdown			
Overvoltage	$\begin{array}{cccccccccccccccccccccccccccccccccccc$					
STG, Relative Thermal Shutdown, Absolute Thermal Shutdown	Н	H→L	Shuts down when devices hits relative or absolute thermal shutdown		Auto retries when T <sub>HYS</sub> is met and time has been longer than t <sub>RETRY</sub> amount of time	
On an land	Н	Н	Hi-Z	I <sub>Load</sub> / K <sub>SNS</sub> = approximately 0	Normal behavior, user can judge if it is an open load or not	
Open load	L	Н	L	$V_{SNSFH}$	Internal pullup resistor is active. If $V_S - V_{OUT} < V_{OL}$ then fault active	Clears when fault goes away
Reverse Polarity	х	x	x	х	Channel turns on to lower power dissipation. Current into ground pin is limited by external ground network	

## 7.3.4.1 Short-Circuit and Overload Protection

TPS1HTC100-Q1 provides output short-circuit protection to make sure that the device prevents current flow in the event of a low impedance path to GND, removing the risk of damage or significant supply droop. The device is specified to protect against short-circuit events regardless of the state of the ILIM pins and with up to 60V supply at 125°C.

Figure 7-6 shows the behavior of TPS1HTC100-Q1 when a short-circuit occurs and the device is in the on-state and already outputting current. When the internal pass FET is fully enabled, the current clamping settling time is slower so to make sure overshoot is limited, the device implements a fast trip level at a level  $I_{OVCR}$ . When this fast trip threshold is hit, the device immediately shuts off for a short period of time before quickly re-enabling and clamping the current to  $I_{CL}$  level after a brief transient overshoot to the higher peak current ( $I_{CL\_ENPS}$ ) level. The device then keeps the current clamped at the regulation current limit until the thermal shutdown temperature is hit and the device safely shuts off.




Figure 7-6. On-State Short-Circuit Behavior

Overload Behavior shows the behavior of the TPS1HTC100-Q1 when there is a small change in impedance that sends the load current above the  $I_{CL}$  threshold. The current rises to  $I_{CL\_LINPK}$  above the regulation level. Then the current limit regulation loop kicks in and the current drops to the  $I_{CL}$  value.




Figure 7-7. Overload Behavior

In all of these cases, the internal thermal shutdown is safe to hit repetitively. There is no device risk or lifetime reliability concerns from repeatedly hitting this thermal shutdown level.

## 7.3.4.2 Open-Load Detection

When the main channel is enabled faults are diagnosed by reading the voltage on the SNS pin and judged by the user.

In the off state, if a load is connected, the output voltage is pulled to 0V. In the case of an open load, the output voltage is close to the supply voltage,  $V_S - V_{OUT} < V_{ol,off}$ . The FLT pin goes low to indicate the fault to the MCU, and the SNS pin is pulled up to  $V_{SNSFH}$ . There is always a leakage current  $I_{ol,off}$  present on the output, due to the internal logic control path or external humidity, corrosion, and so forth. Thus, TI implemented an internal pullup resistor to offset the leakage current. This pullup current must be less than the output load current to avoid false detection in the normal operation mode. To reduce the standby current, TI implimented a switch in series with the pullup resistor controlled by the DIAG\_EN pin. The pull up resistor value is  $R_{DU} = 150 k\Omega$ .




Figure 7-8. Open-Load Detection Circuit

#### 7.3.4.3 Thermal Protection Behavior

The thermal protection behavior can be split up into three categories of events that can happen. Figure 7-9 shows each of these categories.

- 1. **Relative thermal shutdown**: The device is enabled into an overcurrent event. The DIAG\_EN pin is high so that diagnostics can be monitored on SNS and FLT (however, DIAG\_EN being high is not necessary for all protection features to function). The output current rises up to the  $I_{ILIM}$  level and the FLT goes low while the SNS goes to  $V_{SNSFH}$ . With this large amount of current going through, the junction temperature of the FET increases rapidly with respect to the controller temperature. When the power FET temperature rises  $T_{REL}$  amount above the controller junction temperature  $\Delta T = T_{FET} T_{CON} > T_{REL}$ , the device shuts down. The faults are continually shown on SNS and FLT and the part waits for the  $t_{RETRY}$  timer to expire. When  $t_{RETRY}$  timer expires, because the LATCH pin is low and EN is still high, the device comes back on into this  $I_{ILIM}$  condition.
- Absolute thermal shutdown: The device is still enabled in an overcurrent event with DIAG\_EN high and LATCH still low. However, in this case the junction temperature rises up and hits an absolute reference temperature, T<sub>ABS</sub>, and then shuts down. The device does not recover until both T<sub>J</sub> < T<sub>ABS</sub> – T<sub>hys</sub> and the t<sub>RETRY</sub> timer has expired.
- 3. **Latch-off mode**: The device is enabled into an overcurrent event. The DIAG\_EN pin is high so that diagnostics can be monitored on SNS and FLT. The output current rises up to the I<sub>ILIM</sub> level and the FLT goes low while the SNS goes to V<sub>SNSFH</sub>. If the part shuts down due to a thermal fault, either relative thermal shutdown or absolute thermal shutdown, the device does not enable the channel until either the LATCH pin OR the EN pin is toggled.






Figure 7-9. Thermal Behavior

### 7.3.4.4 UVLO Protection

The device monitors the supply voltage  $V_S$  to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{UVLOF}$ , the output stage is shut down automatically. When the supply rises up to  $V_{UVLOR}$ , the device turns on. If an overcurrent event trips the UVLO threshold, the device shuts off and comes back on into a current limit normally.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

### 7.3.4.5 Reverse Polarity Protection

**Method 1:** Blocking diode connected with V<sub>S</sub>. Both the device and load are protected when in reverse polarity.




Figure 7-10. Reverse Protection With Blocking Diode

**Method 2 (GND network protection):** Only the high-side device is protected under this connection. The load reverse loop is limited by the load itself. Note when reverse polarity happens, the continuous reverse current through the power FET must be less than  $I_{rev}$ . Of the three types of ground pin networks, TI strongly recommends type 3 (the resistor and diode in parallel). No matter what types of connection are between the device GND and the board GND, if a GND voltage shift happens, make sure the following proper connections for the normal operation:

- TI recommends to leave floating.
- · Connect the current limit programmable resistor to the device GND.




Figure 7-11. Reverse Protection With GND Network

• **Type 1 (resistor):** The higher resistor value contributes to a better current limit effect during the reverse battery event or negative ISO pulses. However, the higher resistor leads to higher GND shift during normal operation mode. Also, consider the resistor power dissipation.

$$R_{GND} \le \frac{V_{GNDshift}}{I_{nom}}$$
 (9)

$$R_{GND} \ge \frac{\left(-V_{CC}\right)}{\left(-I_{GND}\right)} \tag{10}$$

#### where

- V<sub>GNDshift</sub> is the maximum value for the GND shift, determined by the HSS and microcontroller. TI suggests a value ≤ 0.6V.
- I<sub>nom</sub> is the nominal operating current.
- V<sub>CC</sub> is the maximum reverse voltage seen on the battery line.
- - I<sub>GND</sub> is the maximum reverse current the ground pin can withstand, which is available in Section 5.1.

If multiple high-side power switches are used, the resistor can be shared among devices.

- Type 2 (diode): A diode is needed to block the reverse voltage, which also brings a ground shift (≈ 600mV).
   However, an inductive load is not acceptable to avoid an abnormal status when switching off.
- Type 3 (resistor and diode in parallel (recommended)): A peak negative spike can occur when the
  inductive load is switching off, which can damage the HSD or the diode. So, TI recommends a resistor in
  parallel with the diode when driving an inductive load. The recommended selection are 4.7kΩ resistor in
  parallel with an I<sub>F</sub> > 200mA diode. If multiple high-side switches are used, the resistor and diode can be
  shared among devices.

#### 7.3.4.6 Protection for MCU I/Os

In many conditions, such as the negative ISO pulse, or the loss of battery with an inductive load, a negative potential on the device GND pin can damage the MCU I/O pins [more likely, the internal circuitry connected to the pins]. Therefore, the serial resistors between MCU and HSS are required.

Also, for proper protection against loss of GND, TI recommends  $10k\Omega$  resistance for the R<sub>PROT</sub> resistors.




Figure 7-12. MCU IO Protections

### 7.3.5 Diagnostic Enable Function

The diagnostic enable pin, DIAG\_EN, offers multiplexing of the microcontroller diagnostic input for current sense or digital status, by sharing the same sense resistor and ADC line or I/O port among multiple devices.

In addition, during the output-off period, the diagnostic disable function lowers the current consumption for the standby condition. The three working modes in the device are normal mode, standby mode, and standby mode with diagnostic. If off-state power saving is required in the system, the standby current is <500nA with DIAG\_EN low. If the off-state diagnostic is required in the system, the typical standby current is around 1mA with DIAG\_EN high.



#### 7.4 Device Functional Modes

#### 7.4.1 Device Functional Modes

During typical operation, the TPS1HTC100-Q1 can operate in a number of states that are described below and shown as a state diagram in Figure 7-13.

**OFF** - Off state occurs when the device is not powered.

**STANDBY** - Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in standby mode.

**STANDBY DELAY** - The standby delay state is entered when EN and DIAG\_EN are low. After t<sub>STBY</sub>, if the EN and DIAG\_EN pins are still low, the device will go to standby state.

**DIAGNOSTIC** - Diagnostic state may be used to perform diagnostics while the switch is disabled.

**ACTIVE** - In active state, the switch is enabled. The diagnostic functions may be turned on or off during active state.




Figure 7-13. State Diagram

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **8.1 Application Information**

The following discussion notes how to implement the device in a typical application with recommended external components.

## **8.2 Typical Application**

Figure 8-1 shows an example of how to design the external circuitry parameters.




Figure 8-1. Typical Application Circuitry



### 8.2.1 Design Requirements

COMPONENT	DESCRIPTION	PURPOSE
TVS	SMBJ60CA (optional)	Filter voltage transients coming from battery (ISO7637-2).
C <sub>VS</sub>	220nF (optional)	Better EMI performance.
C <sub>IC</sub>	100nF	Minimal amount of capacitance on input for EMI mitigation.
C <sub>BULK</sub>	10μF (optional)	There to hold the rail for the LDO; however, helps to filter voltage transients on supply rail. Not a requirement.
R <sub>PROT</sub>	10k	Protection resistor for microcontroller and device I/O pins.
R <sub>ILIM</sub>	10kΩ–50kΩ	Set current limit threshold.
R <sub>SNS</sub>	1k	Translate the sense current into sense voltage.
C <sub>FILTER</sub>	100pF	Coupled with RPROT on the SNS line creates a low pass filter to filter out noise going into the ADC of the MCU.
C <sub>VOUT</sub>	22nF	Improves EMI performance, filtering of voltage transients.
R <sub>GND</sub>	4.7kΩ	Stabilize GND potential during turn-off of inductive load.
D <sub>GND</sub>	MSX1PJ	Keeps GND close to system ground during normal operation.

## 8.2.2 Detailed Design Procedure

To keep maximum voltage on the SNS pin at an acceptable range for the system, use the following equation to calculate the  $R_{SNS}$ . To achieve better current sense accuracy. A 1% accuracy or better resistor is preferred.

$$V_{ADC,min} \times K_{SNS} / I_{LOAD,min} \le R_{SNS} \le (V_{SNSFH} - V_{HR}) \times K_{SNS} / I_{LOAD,max}$$
(11)

Table 8-1. Typical Application

Parameter	Value
V <sub>DIAG_EN</sub>	5V
I <sub>LOAD,max</sub>	4A
I <sub>LOAD,min</sub>	20mA
V <sub>ADC,min</sub>	5mV
V <sub>HR</sub>	1V

For this application, an RSNS value of approximately 800 Ω can be chosen to satisfy the equation requirements.

5mV × 800 / 20mA ≤ 
$$\cong$$
800 Ω ≤ (5V – 1V) × 800 / 4A (12)

In other applications, where there is a higher dynamic current range either more emphasis can be put on the lower end measurable values which increases RSNS. Likewise, if the higher currents are of more interest the RSNS can be decreased.

Having the maximum SNS voltage scale with the DIAG\_EN voltage removes the need for a Zener diode on the SNS pin going to the ADC.

To set the programmable current limit value at 5A, use the following equation to calculate the R<sub>LIM</sub>.

$$R_{LIM} = K_{CL} / I_{LIM} = 50 / 5 = 10k\Omega$$
 (13)

TI recommends  $R_{PROT}$  = 10k $\Omega$  to ensure the current going into the digital pins (EN, DIAG\_EN, LATCH) is limited.

TI recommends a  $4.7k\Omega$  resistor and 600V, 0.2A diode for the GND network.

## 8.2.2.1 Dynamically Changing Current Limit

The current limit threshold can be changed dynamically by altering the resistance going from the current limit pin to the ground of the device on the fly. This alteration allows the system to have a different current limit for

Product Folder Links: TPS1HTC100-Q1

start-up, when there can be significant inrush current, and during normal operation. The way this is commonly done is by putting two resistors in parallel on the ILIM pin and having a switch to enable or disable one of the resistors. This set-up can be seen in Figure 8-2. Alternatively, a digital potentiometer can be used to adjust the impedance on the ILIM pin on the fly. Care must be taken so that the capacitance on the ILIM pin is below approximately 100pF to keep the current regulation loop stable. The most common application where this feature is useful is capacitive loads.




Figure 8-2. Dynamic Changing Current Limit Setup

In a capacitive charging case, the initial current to charge the capacitor is the inrush current. Depending on the system requirements, dynamically changing the current limit can help either charge up a capacitor faster or charge up a larger capacitor. To allow a higher inrush level of current through in the beginning, the switch can be closed making the current limit be according to the equation below.

$$I_{\text{LIM2}} = K_{\text{CL}}(R_{\text{ILIM1}} + R_{\text{ILIM2}}) / (R_{\text{ILIM1}} \times R_{\text{ILIM2}})$$

$$\tag{14}$$



When the inrush event is over and the output voltage is charged up, the switch opens and the current limit is just the  $R_{ILIM1}$  equivalent level. This timing can be seen in Figure 8-3.




Figure 8-3. Capacitive Charging Changing Current Limit

Alternatively, if the switch is open, the current limit starts out at a lower value and then the switch can be closed when the capacitance gets charged up. This lower current limit level allows higher value capacitance to be charged up. The timing diagram can be seen in Figure 8-4.




Figure 8-4. Large Capacitive Charging Changing Current Limit

### 8.3 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 24V automotive system. The supply voltage must be within the range specified in Section 5.3.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

**Table 8-2. Voltage Operating Ranges** 

VS VOLTAGE RANGE	NOTE
6V to 10V	Extended lower 24V automotive battery operation such as cold crank and start-stop. Device is fully functional and protected but some parametrics such as R <sub>ON</sub> , current sense accuracy, current limit accuracy and timing parameters can deviate from specifications. Check the individual specifications in the Electrical Characteristics to confirm the voltage range it is applicable for.
10V to 32V	Nominal 24V automotive battery voltage range. All parametric specifications apply and the device is fully functional and protected.
32V to 60V	Extended upper 24V automotive battery operation such as double battery. Device is fully functional and protected but some parametrics such as timing parameters can deviate from specifications. Check the individual specifications in the Electrical Characteristics to confirm the voltage range it is applicable for.
60V	Load dump voltage. Device is operational and lets the pulse pass through without being damaged and is fully protect against short circuits.

### 8.4 Layout

### 8.4.1 Layout Guidelines

To prevent thermal shutdown,  $T_J$  must be less than 150°C. If the output current is very high, the power dissipation can be large. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major
  heat-flow path from the package to the ambient is through the copper on the PCB. Maximum copper is
  extremely important when there are not any heat sinks attached to the PCB on the other side of the board
  opposite the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- Make sure all thermal vias are either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To make sure of reliability and performance, the solder coverage must be at least 85%.

### 8.4.2 Layout Example

#### 8.4.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.






Figure 8-5. Layout Without a GND Network

#### 8.4.2.2 With a GND Network

With a GND network, tie the thermal pad with a single trace through the GND network to the board GND copper.




Figure 8-6. Layout With a GND Network

#### 8.4.2.3 Thermal Considerations

This device possesses thermal shutdown (TABS) circuitry as a protection from overheating. For continuous normal operation, the junction temperature must not exceed the thermal-shutdown trip point. If the junction temperature exceeds the thermal-shutdown trip point, the output turns off. When the junction temperature falls below the thermal-shutdown trip point, the output turns on again.

Calculate the power dissipated by the device according to Equation 15.

$$P_{T} = I_{OUT}^{2} \times R_{DSON} + V_{S} \times I_{NOM}$$
 (15)

where

P<sub>T</sub> = Total power dissipation of the device

After determining the power dissipated by the device, calculate the junction temperature from the ambient temperature and the device thermal impedance.

$$T_{I} = T_A + R_{B,IA} \times P_T \tag{16}$$

For more information, please see *How to Drive Resistive*, *Inductive*, *Capacitive*, *and Lighting Loads* application note.



## 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

Texas Instruments, How to Drive Resistive, Inductive, Capacitive, and Lighting Loads application note

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2024	*	Initial Release

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS1HTC100-Q1

Submit Document Feedback

www.ti.com 2-Jul-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS1HTC100QPWPRQ1	ACTIVE	HTSSOP	PWP	14	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPSHT00	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 21-Feb-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1HTC100QPWPRQ1	HTSSOP	PWP	14	3000	330.0	16.4	6.9	5.6	1.6	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

www.ti.com 21-Feb-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS1HTC100QPWPRQ1	HTSSOP	PWP	14	3000	350.0	350.0	43.0	

4.4 x 5.0, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE



### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.


  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

  4. Reference JEDEC registration MO-153.

  5. Features may differ and may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated