









**TPS544E27** SLVSI40 – AUGUST 2024

# TPS544E27 4V to 18V Input, 40A, Buck Converter With SVID and PMBus®

### 1 Features

- Single chip power supply for SVID rails
- Intel<sup>®</sup> VR14 and VR13 compliant
- VR14.Cloud compliant with telemetry level 2 and security level 2
- PMBus® 1.5 interface with NVM for configuration, telemetry (V/I/T), and fault reporting
- Input voltage: 4V to 18V
- Output voltage: 0.25V to 5.5V
- Supports external 5V bias improving efficiency and enabling 2.7V minimum input voltage
- Output current: 40A continuous and 50A peak
- Cycle-by-cycle valley I<sub>OUT</sub> OCF limit programmable up to 50A
- Input power monitoring (PIN sense)
- Programmable DCM or FCCM operation
- Switching frequency: 400kHz to 2MHz
- Programmable internal loop compensation including droop (DC Load Line)
- Programmable soft-start time from 0.5ms to 16ms
- Programmable soft-stop time from 0.5ms to 4ms
- Programmable output voltage slew rate: 0.625mV/µs to 25mV/µs
- Programmable V<sub>IN</sub> UVLO, V<sub>OUT</sub> OVF/UVF, and OTF
- Safe start-up into prebiased outputs
- Precision voltage reference and differential remote sense for high output accuracy
  - ±0.5% tolerance from 0°C to 85°C junction
  - ±1% tolerance from –40°C to 125°C junction
- Analog output current output pin (IMON)
- D-CAP+<sup>™</sup> control topology with fast transient response
- Open-drain power-good output (VRRDY)

# 2 Applications

- Server and cloud-computing POLs
- Hardware accelerator
- Network interface card
- · Broadband, networking, and optical
- · Wireless infrastructure

# 3 Description

The TPS544E27 device is highly integrated buck converter with D-CAP+ control topology for fast transient response. All programmable parameters can be configured by the PMBus interface and stored in non-volatile memory (NVM) as the new default values to minimize the external component count. These features make the device well-designed for space-constrained applications.

The TPS544E27 device is designed to work with Intel CPUs and fits well for single-phase, low-to-mid current SVID rails in the Intel server and SoC platforms requiring VR13, VR14, or VR14.Cloud compliance.

Fault management and status reports for the overcurrent fault (OCF), V<sub>OUT</sub> overvoltage fault (OVF), undervoltage fault (UVF), and overtemperature fault are provided on the device. The TPS544E27 device provides a full set of telemetry, including output voltage, output current, and device temperature. Additionally, input power monitoring through an external sensing resistor is provided for board-level power management.


TPS544E27 is a lead-free device and is RoHS compliant without exemption.

#### **Package Information**


		<del>-</del>
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TPS544E27	RXX (WQFN-FCRLF, 37)	5.00mm × 6.00mm

- (1) For more information, see Section 7.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.





# **Simplified Schematic**





# **Table of Contents**

1 Features1	5.3 Trademarks6
2 Applications 1	5.4 Electrostatic Discharge Caution6
3 Description1	
4 Pin Configuration and Functions4	
5 Device and Documentation Support6	
	7.1 Tape and Reel Information
5.2 Support Resources 6	•

Product Folder Links: TPS544E27



# 4 Pin Configuration and Functions




Figure 4-1. RXX 37-Pin WQFN-FCRLF Package (Top View)

Figure 4-2. RXX 37-Pin WQFN-FCRLF Package (Bottom View)

#### Table 4-1. Pin Functions

PIN	N .	TYPE(1)	DESCRIPTION				
NAME	NO.	1 TPE(")					
AGND	32	G	Ground pin, reference point for internal control circuitry				
воот	26	Р	Supply rail for the high-side gate driver (boost terminal). Connect the bootstrap capacitor from this pin to PHASE pin. A high temperature (X7R) 0.1µF or greater value ceramic capacitor is recommended.				
EN	27	ı	Enable pin, an active-high input pin that, when asserted high, causes the VR to begin the soft-start sequence for the output voltage rail. When deasserted low, the VR deasserts VRRDY and begins the shutdown sequence of the output voltage rail and continue to completion.				
GOSNS	31	1	Negative input of the differential remote sense circuit, connect to the ground sense point on the load side.				
I_IN_M 4		ı	Connect to the negative side of the local input power sense resistor. Input voltage for valuemetry is also sensed at this pin. If input power sensing is not being used then connul_IN_P and I_IN_M together, and connect both to PVIN for VIN telemetry. The pins call also be connected to ground or another voltage if VIN telemetry is not needed.				
I_IN_P	3	1	Connect to the positive side of a local input power sense resistor. If input power sensing is not being used then connect I_IN_P to I_IN_M.				
NC	6, 37	_	Not connected. These pins are floating internally.				
PGND	7 – 10, 19	G	Power ground for the internal power stage				
PHASE	25	0	Return for high-side MOSFET driver. Shorted to SW internally. Connect the BOOT pin bypass capacitor to this pin.				
PMB_ADDR / IMON / VORST#	29	I/O	Multipurpose pin. During the device initialization, the PMBus address of the controller is set by tying an external resistor between this pin and AGND. For proper resistor detection, do not load this pin with more than 20pF during the device initialization at VCC power-up. DC_LL, VBOOT and OFFSET source 0 or 1 are selected as well. After device initialization, this pin can be used as an analog current monitor output. This pin is a current sense of low-side MOSFET. The analog IMON feature is enabled through the EN_AIMON bit. When using the IMON feature, do not load this pin with more than 50pF. This pin also performs a V <sub>OUT</sub> reset function that can be enabled through the EN_VORST bit. If the EN_VORST bit is set, the analog IMON output is disabled.				



# **Table 4-1. Pin Functions (continued)**

PIN	PIN		DESCRIPTION				
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION				
PMB_CLK	36	I	PMBus serial clock pin				
PMB_DATA	1	I/O	PMBus bi-directional serial data pin				
PVIN	20 – 24	Р	Power input for both the power stage and the analog circuit. PVIN is the input of the internal VCC LDO.				
SMB_ALERT# / PINALRT# / CAT_FAULT#	28	0	Multipurpose open-drain output pin. 1. SMB_ALERT# is PMBus serial active low alert line. 2. PINALRT# function (active low) 3. CAT_FAULT# active low Catastrophic Fault indicator. The functionality can be selected through the SEL_ALRT_FN field in the PMBus (D0h) SYS_CFG_USER1 command.				
SV_ALERT#	35	0	SVID active low ALERT# signal. This output is asserted to indicate the status of the VR has changed.				
SV_CLK	34	I	SVID clock pin				
SV_DIO	33	I/O	SVID bi-directional data pin				
SW	11 – 18	0	Output switching terminal of the power converter. Connect these pins to the output inductor.				
VCC/VDRV	5	Р	Internal LDO output and also input for gate driver circuit. An external 5V bias can be connected to this pin to save the power losses on the internal LDO. The voltage source on this pin powers both the internal control circuitry and gate driver.				
VOSNS	30	I	Positive input of the differential remote sense circuit, connect to the V <sub>OUT</sub> sense point on the load side				
VRRDY	2	0	Voltage regulator "Ready" output signal. The VRRDY indicator is asserted when the controller is ready to accept SVID commands after EN is asserted. VRRDY is also deasserted low when a shutdown fault occurs. This open-drain output requires an external pullup resistor.				

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



# 5 Device and Documentation Support

### 5.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 5.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 5.3 Trademarks

D-CAP+™ and TI E2E™ are trademarks of Texas Instruments.

Intel® is a registered trademark of Intel.

PMBus® is a registered trademark of System Management Interface Forum, Inc..

All trademarks are the property of their respective owners.

### 5.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 5.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2024	*	Initial Release

Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated




# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# 7.1 Tape and Reel Information




#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PTPS544E27RXXR	WQFN- FCRLF	RXX	37	3000	330	12.4	5.25	6.3	1.0	8.0	12.0	Q1

Copyright © 2024 Texas Instruments Incorporated




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTPS544E27RXXR	WQFN-FCRLF	RXX	37	3000	338	355	50



# **PACKAGE OUTLINE**

# RXX0037A

# WQFN-FCRLF - 0.7 mm max height



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.
  This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






#### **EXAMPLE BOARD LAYOUT**

# RXX0037A

# WQFN-FCRLF - 0.7 mm max height



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 6. Recommended board layout is designed for 2oz copper for high current applications.






RXX0037A

# **EXAMPLE STENCIL DESIGN**

# WQFN-FCRLF - 0.7 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





www.ti.com 20-Sep-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTPS544E27RXXR	ACTIVE	WQFN-FCRLF	RXX	37	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

5 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated