

TPS61287 23V_{IN}, 25V_{OUT}, 20A Synchronous Boost Converter with Stackable Multi-Phase Function

1 Features

- Wide input voltage and output voltage range
 - V_{IN}: 2.0V to 23V
 - 2.5V Minimum input voltage for start-up
 - V_{OUT}: 4.5V to 25V
- High efficiency and power capability
 - Programmable switch current limit: 5A to 20A
 - Integrated 8.5mΩ high side MOSFET
 - Switching frequency: 320kHz
 - Up to 92.3% efficiency at V_{IN} = 3.6V, V_{OUT} = 18V, and I_{OUT} = 2.0A
 - Up to 95.48% efficiency at V_{IN} = 7.2V, V_{OUT} = 18V, and I_{OUT} = 4.0A
- Support stackable multi-phase function
- Selectable Auto PFM and Forced PWM mode
- Synchronization capability to external clock
- Rich protection
 - Output overvoltage protection at 27V
 - Precise EN/UVLO threshold
 - Cycle-by-cycle overcurrent protection
 - Thermal shutdown
- External loop compensation
- 2.5mm × 3.0mm VQFN HotRod[™] Lite package

2 Applications

- Bluetooth[™] speaker
- Source driver of LCD display
- USB Type-C[®] power delivery

3 Description

The TPS61287 is a high-power density, synchronous boost converter that integrates high side synchronous rectifier MOSFET and uses an external low side MOSFET to provide a high efficiency and small size solution. The TPS61287 has wide input voltage range from 2.0V to 23V and the output voltage covers up to 25V with 20A switching valley current capablity.

The TPS61287 uses adaptive constant on-time valley current control topology to regulate the output voltage. Under moderate to heavy load condition, the TPS61287 operates in pulse width modulation (PWM) mode. There are two optional modes in light load by configuring the MODE pin: Auto PFM mode to improve light-load efficiency and Forced PWM to avoid audible noise and other problems caused by low switching frequency.

The TPS61287 supports stackable multi-phase operation. Up to 4pcs TPS61287 can be configured for multi-phase operation at same switching frequency to support higher power and input current balancing.

The TPS61287 offers a very small solution size with 2.5mm x 3.0mm VQFN HotRodTM Lite package with minimal external components.

Package Information

i actuge internation					
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE			
TPS61287	VQFN (14)	2.5mm × 3.0mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Circuit



Table of Contents

1 Features 2 Applications	1 1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	4
5.5 Electrical Characteristics	<mark>5</mark>
5.6 Typical Characteristics	7
6 Detailed Description	9
6.1 Overview	9
6.2 Functional Block Diagram	9
6.3 Feature Description	10

7 Application and Implementation	. 14
7.1 Application Information	. 14
7.2 Typical Application	. 14
7.3 Power Supply Recommendations	21
7.4 Layout.	21
8 Device and Documentation Support	24
8.1 Receiving Notification of Documentation Updates	24
8.2 Support Resources	. 24
8.3 Trademarks	24
8.4 Electrostatic Discharge Caution	24
8.5 Glossary	24
9 Revision History	24
10 Mechanical, Packaging, and Orderable	
Information	24



4 Pin Configuration and Functions





Table 4-1. Pin Functions

PIN			DESCRIPTION		
NAME	NUMBER		DESCRIPTION		
ILIM	1	I	Programmable switching valley current limit. An external resistor must be connected between this pin and the AGND pin.		
FB	2	I	Output voltage feedback pin. Connect to the center tap of a resistor divider to program the output voltage.		
COMP	3	0	Output of the internal error amplifier. Connect the loop compensation network between this pin and the AGND pin.		
MODE	4	I	Operating mode selection pin at light load condition, this pin must not be floating. MODE = logic high, Forced PWM mode. MODE = logic low, Auto PFM mode.		
VOUT	5	Р	Boost converter output.		
SW	6	Р	The switching node pin. This pin is connected to the drain of the external low-side MOSFET and the source of the internal high-side MOSFET.		
воот	7	0	Power supply for the high-side MOSFET gate driver. A ceramic capacitor of 0.1μ F to 1.0μ F must be connected between this pin and the SW pin.		
PGND	8	G	Power ground of external low side MOSFET. Source of external low side MOSFET must be connected to this pin.		
DRV	9	0	Gate driver output for external low-side MOSFET.		
M/SYNC	10	I	When the M/SYNC pin is short to ground , the device works with internal configured switching frequency. When a valid clock signal is applied to this pin, the switching frequency of the device is forced to the external clock.		
VCC	11	0	Output of the internal regulator. A ceramic capacitor of more than 2.2µF is required between this pin and AGND.		
VIN	12	I	IC power supply input .		
EN/UVLO	13	I	Enable logic input and programmable input voltage undervoltage lockout (UVLO) input. Logic high level enables the device. Logic low level disables the device and puts the device into shutdown mode. The converter start-up and shutdown levels can be programmed by connecting this pin to the supply voltage through a resistor divider. This pin must not be left floating and must be terminated.		
AGND	14	G	Analog signal ground.		

(1) I = Input, O = Output, G = Ground, P = Power.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	VIN, EN/UVLO	-0.3	30	V
Voltage	SW, VOUT	-0.3	32	V
Voltage	BOOT	SW-0.3	SW+6	V
Voltage	M/SYNC, MODE, VCC, COMP, FB, DRV, ILIM	-0.3	7	V
TJ	Operating Junction Temperature	-40	150	°C
T _{stg}	Storage Temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)		Charged device model (CDM), per JEDEC specification JS-002, all pins ⁽²⁾	±500	V

(1) HBM: JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process

(2) CDM: JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Input voltage range	2.5		23	V
VOUT	Out voltage range	4.5		25	V
L	Effective inductance range		3.3		μH
CI	Effective input capacitance range		22		μF
Co	Effective output capacitance range		22		μF
TJ	Operating junction temperature	-40		125	°C

5.4 Thermal Information

		TPS61287	TPS61287	
	THERMAL METRIC	RZP (VQFN) - 14 PINS	RZP (VQFN) - 14 PINS	UNIT
		EVM ⁽²⁾	Standard ⁽¹⁾	
R _{0JA}	Junction-to-ambient thermal resistance	36.6	64.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	N/A	41.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	N/A	18.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.4	1.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	18.7	18.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

(2) Measured on TPS61287EVM, 4-layer, 2oz copper PCB.



5.5 Electrical Characteristics

 $T_{J} = -40^{\circ}$ C to 125°C, $V_{IN} = 3.6$ V and $V_{OUT} = 18$ V. Typical values are at $T_{J} = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPP	PLY					
VIN	Input voltage range		2.0		23	V
VOUT	Output voltage range		4.5		25	V
V _{IN_UVLO}	Under voltage lockout threshold at VIN	V _{IN_UVLO} rising		2.2	2.3	V
V _{IN_UVLO}	Under voltage lockout threshold at VIN	V _{IN_UVLO} falling		1.9	2.0	V
V _{CC}	Internal regulator output	I _{VCC} = 15 mA		5.1		V
V _{CC UVLO}	VCC UVLO threshold	VCC rising		2.3		V
V _{CC UVLO}	VCC UVLO threshold	VCC falling		2.15		V
	Quiescent current into VIN pin	EN = High, No switching, 2.5V <vin<5.5v, <math="">V_{FB} = V_{REF} + 0.1V, T_J up to 85°C</vin<5.5v,>		3	13	μA
	Quiescent current into VIN pin	EN = High, No switching, 6.5V <vin<23v, <math="">V_{FB} = V_{REF} + 0.1V, T_J up to 85°C</vin<23v,>		200	250	uA
I _{Q_VOUT}	Quiescent current into VOUT pin	EN = High, No switching, 2.5V <vin<5.5v, <math="">V_{FB} = V_{REF} + 0.1V, T_J up to 85°C</vin<5.5v,>		210	260	μA
I _{Q_VOUT}	Quiescent current into VOUT pin	EN = High, No switching, 6.5V <vin<23v, <math="">V_{FB} = V_{REF} + 0.1V, T_J up to 85°C</vin<23v,>		30	60	uA
I _{Q_SW}	Quiescent current into SW pin	EN = High, No switching, 2.5V <vin<23v, vout=""> VIN, V_{FB} = V_{REF} + 0.1V, T_J up to 85°C</vin<23v,>		2.5	5.0	μA
I _{SD_VIN}	Shutdown current into VIN pin	IC disabled, VIN = SW = 2.5V to 23V, T _J up to 85°C		1.5	7	μA
I _{SD_SW}	Shutdown current into SW pin	IC disabled, VIN = SW = 2.5V to 23V, T_J up to 85°C		0.25	2	μA
I _{SD_VOUT}	Shutdown current into VOUT pin	IC disabled, VOUT = 2.5V to 25V, VIN=0V, T _J up to 85°C		2.5	6	μA
I _{FB_LKG}	Leakage current into FB pin				50	nA
LOGIC INTER	FACE	· · · · · ·			·	
V _{EN_H}	EN high-level voltage threshold	VCC = 5.0V			1.18	V
V _{EN_L}	EN low-level voltage threshold	VCC = 5.0V	0.4			V
V _{EN/UVLO_RISE}	UVLO rising threshold at the EN/UVLO	VCC = 5.0V	1.20	1.23	1.27	V
I _{EN/UVLO}	Sourcing current at the EN/UVLO pin	V _{EN/UVLO} =1.3V		5.3		μA
V _{MODE_H}	MODE high-level voltage threshold	VCC = 5.0V			1.2	V
V _{MODE_L}	MODE low-level voltage threshold	VCC = 5.0V	0.4			V
OUTPUT						
V _{REF}	Reference voltage at the FB pin	PWM mode	0.985	1	1.015	V
V _{REF}	Reference voltage at the FB pin	PFM mode		1.01		V
V _{OUT_OVP}	Output OVP protection threshold	V _{OUT} OVP rising	25.7	27	28	V
V _{OUT_OVP_HYS}	Output OVP protection hysteresis			1		V
POWER SWIT	СН					
R _{DS(on)}	High-side MOSFET on resistance	VCC = 5.0V		8.5		mΩ
F _{SW}	Switching frequency	VIN = 3.6V, VOUT= 18V, PWM mode	285	320	355	kHz
t _{OFF_min}	Minimum off time			90	130	ns
t _{DLH}	LS-GATE off to HS-GATE on deadtime			30		ns
t _{DHL}	HS-GATE off to LS-GATE on deadtime			25		ns

Copyright © 2024 Texas Instruments Incorporated



			MIN	TVD	ΜΛΥ	LINIT
		TEST CONDITIONS		IIF	IVIAA	UNIT
ILIM	High clamp valley current limit	R_{ILIM} = 20k Ω , Forced PWM mode	17	20	23	А
I _{LIM}	High clamp valley current limit	R_{ILIM} = 20k Ω , Auto PFM mode	17	20	23	А
I _{LIM}	Low clamp valley current limit			0.25		А
SOFT STAR	r					
t _{SS}	Soft start time of internal reference			7		ms
GATE DRIVE	R					
V _{DRV_L}	Low-state voltage drop	100-mA sinking		0.045		V
V _{DRV_H}	High-state voltage drop	100-mA sourcing		0.12		V
ERROR AMP	LIFIER	1				
I _{SINK}	COMP pin sink current	$V_{FB} = V_{REF}$ + 400mV, V_{COMP} = 1.5V		20		μA
I _{SOURCE}	COMP pin source current	V _{FB} = V _{REF} - 400mV, V _{COMP} = 1.5V		20		μA
V _{COMPH}	High clamp voltage at the COMP pin	$R_{ILIM} = 20k\Omega$, PWM mode		1.6		V
V _{COMPH}	High clamp voltage at the COMP pin	$R_{ILIM} = 20k\Omega$, PFM mode		1.45		V
V _{COMPL}	Low clamp voltage at the COMP pin			0.6		V
K _{COMP}	Power stage trans-conductance (inductor peak current / comp voltage)			20		A/V
G _{EA}	Error amplifier transconductance	VCC = 5.0V		180		μA/V
SYNCHRON	DUS CLOCK					
R _{SYNC}	Internal pull down resistor from SYNC pin			800		kΩ
V _{M/SYNC_H}	M/SYNC high-level voltage threshold				1.2	V
V _{M/SYNC_L}	M/SYNC low-level voltage threshold		0.4			V
T _{SYNC_MIN}	Minimum sync clock pulse width		50			ns
PROTECTIO	N	•				
T _{SD}	Thermal shutdown	Junction temperature rising		160		°C
T _{SD_HYS}	Thermal shutdown hysteresis			20		°C

6



5.6 Typical Characteristics







5.6 Typical Characteristics (continued)





6 Detailed Description

6.1 Overview

The TPS61287 is a high-power density, synchronous boost converter that integrates the high side synchronous rectifier MOSFET and uses an external low side MOSFET to provide a high efficiency and small size solution. The TPS61287 has a wide input voltage range from 2.0V to 23V and the output voltage covers up to 25V with 20A switching valley current capability.

The TPS61287 uses an adaptive constant on-time valley current control topology to regulate the output voltage. Under moderate to heavy load condition, the TPS61287 operates in pulse width modulation (PWM) mode. There are two optional modes in light load by configuring the MODE pin: Auto PFM mode to improve light-load efficiency and Forced PWM to avoid audible noise and other problems caused by low switching frequency. The switching frequency in the PWM mode is 320kHz. The TPS61287 provides 27V output overvoltage protection, cycle-by-cycle overcurrent protection, and thermal shutdown protection.

The TPS61287 supports stackable multi-phase operation. Two TPS61287 can build a stackable dual-phase converter. Furthermore, up to 4 pcs TPS61287 can be configured for multi-phase operation at same switching frequency to support higher power and inductor current balancing. Multi-phase operation greatly reduces peak inductor current, and capacitor ripple current, and increases effective switching frequency, minimizing inductor and capacitor sizes.

The TPS61287 offers a very small solution size with 2.5mm x 3.0mm VQFN HotRod™ Lite package with minimal external components.

6.2 Functional Block Diagram





6.3 Feature Description

6.3.1 Enable and Start-up

The TPS61287 has a soft start function to prevent high inrush current during start-up. When the EN/UVLO pin is pulled high, the internal soft-start capacitor is charged with a constant current. During this time, the soft-start capacitor voltage is compared with the internal reference (1.0V). The lower one is fed into the internal positive input of the error amplifier. The output of the error amplifier (which determines the inductor valley current value) ramps up slowly as the soft-start capacitor voltage goes up. The soft-start phase is completed after the soft-start capacitor voltage exceeds the internal reference (1.0V), which takes 7ms from 0V to 1.0V. When the EN pin is pulled low, the voltage of the soft-start capacitor is discharged to ground.

6.3.2 Undervoltage Lockout (UVLO)

The UVLO circuit prevents the device from malfunctioning at low input voltage and the battery from excessive discharge. The TPS61287 has both V_{IN_UVLO} and V_{CC_UVLO} function. This lockout functions disables the device from switching when the falling voltage at the VIN pin trips the falling UVLO threshold V_{IN_UVLO} , which is typically 1.9V. The device starts operating when the rising voltage at the VIN pin trips the rising UVLO threshold typically 2.2V. It also disables the device when the falling voltage at the VCC pin trips the UVLO threshold V_{CC_UVLO} , which is typically 2.15V.

6.3.3 Programmable EN/UVLO

The TPS61287 has a dual function enable and undervoltage lockout (UVLO) circuit at EN/UVLO pin. When the voltage at the VIN and VCC pin is above the rising threshold of UVLO and the EN/UVLO pin is pulled above 1.18V but below the enable EN/UVLO threshold of 1.23V, the TPS61287 is enabled but still in standby mode.

The EN/UVLO pin has an accurate UVLO voltage threshold to support programmable input undervoltage lockout with hysteresis. When the EN/UVLO pin voltage is greater than the UVLO threshold of 1.23V, the TPS61287 is enabled for switching operation. A hysteresis current, I_{UVLO_HYS} , is sourced out of the EN/UVLO pin to provide a hysteresis that prevents on/off chatter in the presence of noise with a slowly changing input voltage.

By using resistor divider as shown in Figure 6-1, the turn-on threshold is calculated using Equation 1.

$$V_{IN(UVLO_ON)} = V_{UVLO} \times (1 + \frac{R1}{R2})$$
⁽¹⁾

where

+ V_{UVLO} is the UVLO threshold of 1.23V at the EN/UVLO pin.

The hysteresis between the UVLO turn-on threshold and turn-off threshold is set by the upper resistor in the EN/UVLO resistor divider and is given by Equation 2.

$$\Delta V_{IN(UVLO)} = I_{UVLO_HYS} \times R1$$

where

I_{UVLO_HYS} is the sourcing current from the EN/UVLO pin when the voltage at the EN/UVLO pin is above V_{UVLO}.

(2)



Figure 6-1. Programmable UVLO With Resistor Divider at the EN/UVLO Pin

By using an NMOSFET together with a resistor divider the user can implement both logic enable and programmable UVLO as shown in Figure 6-2. The EN logic high level must be greater than the enable threshold plus the V_{th} of the NMOSFET Q1. The Q1 also eliminates the leakage current from VIN to ground through the UVLO resistor divider during shutdown mode.



Figure 6-2. Logic Enable and Programmable UVLO

6.3.4 Switching Valley Current Limit

The TPS61287 has an internal cycle-by-cycle current limit to prevent the inadvertent application of a large switching current. Current limit detection occurs during the off-time by sensing of the voltage drop across the integrated high-side MOSFET. The high-side MOSFET is turned off immediately as soon as the switch valley current triggers the limit threshold. The switch valley current limit can be set by a resistor from the ILIM pin to ground. The relationship between the valley current limit and the resistor is shown in Equation 3.

$$I_{valley}\left(A\right) = \frac{400k}{R_{LIM}(k)}$$

where

- R_{LIM} is the resistance between the ILIM pin and the AGND pin.
- I_{valley} is the switch valley current limit.

For instance, the valley current limit is 20A if the R_{LIM} is $20k\Omega$. ILIM pin can not be left floating or connected to VCC.

6.3.5 External Clock Synchronization

The TPS61287 can synchronize to an external clock signal applied to the M/SYNC pin for noise-sensitive or multiphase applications. When an external clock signal is applied to the M/SYNC pin, the device switching frequency is forced to the external clock. The external clock frequency must be within $\pm 20\%$ of default switching frequency 320kHz. The external clock on the M/SYNC pin must have a low-level voltage less than 0.4V and a high-level voltage greater than 1.2V. A valid synchronous clock signal must be greater than 50ns wide and have a minimum of 4 consecutive clocks prior to synchronization.

Copyright © 2024 Texas Instruments Incorporated

(3)



The TPS61287 can fail to synchronize to external clock when reaches switching limitations, such as reaching minimum on time, minimum off time, current limit and so on.

Connect M/SYNC pin to GND to avoid noise when external synchronization function is not used.

6.3.6 Stackable Multi-phase Operation

The TPS61287 supports stackable multi-phase operation. Two TPS61287 can build a stackable dual-phase converter. The M/SYNC of the host device is connected to ground. The M/SYNC of the subordinate device is connected to the attenuated signal of the driver pin of the host device. Figure 6-3 shows the 2 pcs TPS61287 stackable configuration. Forced PWM mode is recommeded for a better current balance and reliable phase shifting.



Figure 6-3. TPS61287 dual phase operation for high power application

Furthermore, up to 4 pcs TPS61287 can be configured for multi-phase operation at same switching frequency to support higher power and inductor current balancing. Multi-phase operation greatly reduces peak inductor current, and capacitor ripple current, and increases effective switching frequency, minimizing inductor and capacitor sizes. Figure 6-4 shows the 4 pcs TPS61287 stackable configuration.



Figure 6-4. TPS61287 multi phase operation for high power application



6.3.7 Device Functional Modes

The TPS61287 operates at 320kHz frequency pulse width modulation (PWM) in moderate-to-heavy load condition. At light load, the TPS61287 implements two operating modes, Auto PFM mode and Forced PWM mode, to meet different application requirements. The operating mode is set by the status of the MODE pin. When the MODE pin is logic high, the device operates in Forced PWM mode. When the MODE pin is logic low, the device operates in Auto PFM mode.

6.3.7.1 Forced PWM Mode

In Forced PWM mode, the TPS61287 keeps the switching frequency unchanged at light load. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor valley current down, delivering less power from input to output. When the output current further reduces, the current through the inductor decreases to zero during the off-time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency is low in this mode. But with the fixed switching frequency, there is no audible noise and other problems which might be caused by low switching frequency at light load.

6.3.7.2 Auto PFM Mode

In Auto PFM mode , the TPS61287 provides a seamless transition from PWM to PFM operation and enables automatic pulse-skipping mode that provides excellent efficiency over a wide load range. As load current decreasing or VIN rising, the output of the internal error amplifier decreases to lower the inductor valley current, delivering less power to the load. When the output of the error amplifier goes down and reaches a threshold of about 250mA valley current, the output of the error amplifier is clamped at this value and does not decrease any more, the TPS61287 extends its off-time of the switching period to deliver less energy to the output and regulate the output voltage at 1.01 times of the normal value.



Figure 6-5. Auto PFM Mode Diagram

6.3.8 Overvoltage Protection

If the output voltage at the VOUT pin is detected above 27V (typical value), the TPS61287 stops switching immediately until the voltage at the VOUT pin drops the hysteresis value lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

6.3.9 Thermal Shutdown

The thermal shutdown is implemented to prevent damage from excessive heat and power dissipation. Typically, the thermal shutdown occurs when junction temperatures exceeding 160°C (typical). If the thermal shutdown is triggered, the device stops switching and recovers when the junction temperature drops below 140°C (typical).

Copyright © 2024 Texas Instruments Incorporated



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TPS61287 is designed for output voltage up to 25V with the 20A switch current capability. The TPS61287 operates at a quasi-constant frequency pulse-width modulation (PWM) in moderate to heavy load condition. At light load, the converter can operate in either Auto PFM mode or Forced PWM mode, depending on the mode selected. The Auto PFM mode provides high efficiency over the entire load range, while the Forced PWM mode can avoid the acoustic noise as the switching frequency is fixed. The converter uses the adaptive constant on-time valley current control scheme, which provides excellent transient line and load response with minimal output capacitance. The TPS61287 can work with different inductor and output capacitor combinations by external loop compensation.

7.2 Typical Application





7.2.1 Design Requirements

Table 7-1. Design Falameters				
DESIGN PARAMETERS	EXAMPLE VALUES			
Input voltage range	3.3V to 4.2V			
Output voltage	18V			
Output voltage ripple	180mV peak-to-peak			
Output current rating	3A			

Table 7-1. Design Parameters

7.2.2 Detailed Design Procedure

7.2.2.1 Setting Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in the Figure 7-1 circuit diagram). For the best accuracy, R2 should be smaller than 300 k Ω to ensure the current flowing through R2 is at least 100 times larger than the FB pin leakage current. Changing R2 towards a lower value increases the immunity against noise injection. Changing R2 to higher values reduces the quiescent current to achieve higher efficiency at light load.

The value of R1 is then calculated as:

$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}}$$

7.2.2.2 Inductor Selection

Since the selection of the inductor affects the steady state of the power supply operation, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. The three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The TPS61287 is recommended to work with inductor values between 2.2μ H and 4.7μ H. A 2.2μ H inductor is typically available in a smaller or lower-profile package, while a 4.7μ H inductor produces lower inductor current ripple.

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, the inductance can decrease 20% to 35% from the value at 0A current, depending on how the inductor vendor defines saturation. When selecting an inductor, verify that the rated current of the inductor, especially the saturation current, is larger than the peak current during the operation.

Follow Equation 5 to Equation 7 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, TI recommends using the minimum switching frequency, the inductor value with -30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in Equation 5.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(5)

where

- V_{OUT} is the output voltage of the boost regulator.
- I_{OUT} is the output current of the boost regulator.
- V_{IN} is the input voltage of the boost regulator.
- η is the power conversion efficiency.

Calculate the inductor current peak-to-peak ripple as in Equation 6.

$$I_{PP} = \frac{1}{L \times (\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}) \times f_{SW}}$$

where

- I_{PP} is the inductor peak-to-peak ripple.
- L is the inductor value.
- *f*_{SW} is the switching frequency.
- V_{OUT} is the output voltage.
- V_{IN} is the input voltage.

(6)

(4)



Therefore, the peak current, I_{Lpeak}, seen by the inductor is calculated with Equation 7.

$$I_{\text{Lpeak}} = I_{\text{DC}} + \frac{I_{\text{PP}}}{2}$$
(7)

The selected the inductor shall be with saturation current higher than the peak current calculated.

The valley current, $I_{Lvallev}$, seen by the inductor is calculated with Equation 8.

Set the current limit of the TPS61287 higher than the calculated valley current .

$$I_{\text{Lvalley}} = I_{\text{DC}} - \frac{I_{\text{PP}}}{2}$$
(8)

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the core loss of the inductor. The TPS61287 has optimized the internal switch resistance.

However, the overall efficiency is affected significantly by the DC resistance (DCR) of the inductor, equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, TI recommend an inductor with lower DCR and ESR. However, there is a tradeoff among the inductance of the inductor, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors.

Table 7-2 lists recommended inductors for the TPS61287. Verify whether the recommended inductor can support the user target application with the previous calculations and bench evaluation. In this application, Coilcraft's inductor, XGL1060-332MEC is selected for its small size.

PART NUMBER	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT/HEAT RATING CURRENT (A)	SIZE MAX (L × W × H mm)	VENDOR ⁽¹⁾		
CMLE105T-2R2MS	2.2	4.5	26.0 / 19.5	10.3 x 11.5 x 5.0	Cyntec		
CMME105T-3R3MS	3.3	7.5	22.0 / 15.0	10.3 x 11.5 x 5.0	Cyntec		
XAL1060-222MEC	2.2	4.3	31.0 / 25.3	10.0 x 11.3 x 6.0	Coilcraft		
XGL1060-332MEC	3.3	5.7	26.0 / 22.0	10.0 × 11.3 × 6.0	Coilcraft		

 Table 7-2. Recommended Inductors

(1) See the Third-party Products Disclaimer

7.2.2.3 Bootstrap And VCC Capacitors Selection

The bootstrap capacitor between the BOOT and SW pin supplies the gate current to charge the high-side FET device gate during the turn on of each cycle. The gate current also supplies charge for the bootstrap capacitor. The recommended value of the bootstrap capacitor is 0.1μ F to 1.0μ F. C_{BOOT} must be a good quality, low-ESR ceramic capacitor located at the pins of the device to minimize potentially damaging voltage transients caused by trace inductance.

The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 2.2μ F is required at the VCC pin to get a stable operation of the LDO.

7.2.2.4 MOSFET Selection

The external power MOSFET must be selected with V_{DS} rating that can withstand the maximum output voltage plus transient spikes (ringing). 40V rated MOSFET is selected in this application.

Once the voltage rating is determined, select the MOSFETs by making tradeoffs between MOSFET R_{DS(ON)} and total gate charge (Qg) to balance conduction and switching losses.



Be aware of the deadtime limitation, verify that the low-side and high-side MOSFET are not turned on simultaneously. A leadless package is preferred for this high switching-frequency design to minimumize the driving parasitic inductance. Be careful when adding series gate resistors, as this can decrease the effective deadtime.

The MOSFET gate driver current of the device is supplied from VCC. Before start-up, the VCC voltage is powered from VIN from an internal LDO. Verify that the gate threshold voltage(Vth) of MOSFET is lower than minimum VIN voltage for the target design to guarntee a fully turn on of the MOSFET.

The maximum gate charge power is limited by the 15mA VCC sourcing current limit. Driving loss must be considered to meet the sourcing current limit of VCC.

7.2.2.5 Input Capacitor Selection

Multilayer ceramic capacitors are an excellent choice for the input decoupling of the step-up converter since they have extremely low ESR and are available in small footprints. Input capacitors must be located as close as possible to the device. While a 22μ F input capacitor or equivalent is sufficient for the most applications, larger values can be used to reduce input current ripple.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or can even damage the device. Additional "bulk" capacitor (electrolytic or tantalum) in this circumstance, must be placed between C_{IN} and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C_{IN} .

7.2.2.6 Output Capacitor Selection

Typically, a combination of ceramic capacitors and bulk electrolytic capacitors is needed to provide low ESR, high ripple current capacity, and small output voltage ripple.

When input voltage reaches the minimum value , there is the largest output voltage ripple caused by the capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance C_{OUT} :

$$V_{ripple_dis} = \frac{(V_{OUT} - V_{IN_MIN}) \times I_{OUT}}{V_{OUT} \times f_{SW} \times C_{OUT}}$$
(9)
$$V_{ripple_ESR} = I_{Lpeak} \times R_{C_ESR}$$
(10)

where

- V_{ripple dis} is output voltage ripple caused by charging and discharging of the output capacitor.
- V_{ripple ESR} is output voltage ripple caused by ESR of the output capacitor.
- V_{IN MIN} is the minimum input voltage of boost converter.
- V_{OUT} is the output voltage.
- I_{OUT} is the output current.
- I_{Lpeak} is the peak current of the inductor.
- f_{SW} is the converter switching frequency.
- R_{C ESR} is the ESR of the output capacitors.

Note

DC bias effect: High-capacitance ceramic capacitors have a DC bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value must be chosen carefully. The differences between the rated capacitor value and the effective capacitance result from package size and voltage rating in combination with material. A 10-V rated 0805 capacitor with 10 μ F can have an effective capacitance of less than 5 μ F at an output voltage of 5 V.

Copyright © 2024 Texas Instruments Incorporated



7.2.2.7 Loop Stability

The TPS61287 requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network, comprised of resistor R_c , and ceramic capacitors C_c and C_P , is connected to the COMP pin.

The power stage small signal loop response of constant on-time (COT) with peak current control can be modeled by Equation 11.

$$G_{PS}(S) = K_{COMP} \times \frac{R_O \times (1-D)}{2} \times \frac{\left(1 + \frac{S}{2\pi f_{ESRZ}}\right) \times \left(1 - \frac{S}{2\pi f_{RHPZ}}\right)}{1 + \frac{S}{2\pi f_P}}$$
(11)

where

- D is the switching duty cycle.
- R_O is the output load resistance.
- K_{COMP} is power stage trans-conductance (inductor peak current / comp voltage), which is 20A/V.

$$f_{\rm P} = \frac{2}{2\pi \times {\rm R}_{\rm O} \times {\rm C}_{\rm O}} \tag{12}$$

where

• C_O is output capacitor.

$$f_{\rm ESRZ} = \frac{1}{2\pi \times R_{\rm ESR} \times C_{\rm O}}$$
(13)

where

• R_{ESR} is the equivalent series resistance of the output capacitor.

$$f_{\mathsf{RHPZ}} = \frac{\mathsf{R}_{\mathsf{O}} \times (\mathsf{1} - \mathsf{D})^2}{2\pi \times \mathsf{L}}$$
(14)

The COMP pin is the output of the internal transconductance amplifier. Equation 15 shows the small signal transfer function of compensation network.

$$Gc(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMZ}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right)\left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)}$$
(15)

where

- GEA is the transconductance of the amplifier.
- R_{EA} is the output resistance of the amplifier.
- V_{REF} is the reference voltage at the FB pin.
- V_{OUT} is the output voltage.
- f_{COMP1} , f_{COMP2} are the frequency of the poles of the compensation network.
- f_{COMZ} is the zero's frequency of the compensation network.



The next step is to choose the loop crossover frequency, $f_{\rm C}$. The higher frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, $f_{\rm SW}$, or 1/5 of the RHPZ frequency, $f_{\rm RHPZ}$.

Then set the value of R_C , C_C , and C_P (in) by following these equations.

$$R_{C} = \frac{2\pi \times V_{OUT} \times C_{O} \times f_{C}}{(1-D) \times V_{REF} \times G_{EA} \times K_{COMP}}$$
(16)

where

• *f*_C is the selected crossover frequency.

The value of C_C can be set by Equation 17.

$$C_{\rm C} = \frac{R_{\rm O} \times C_{\rm O}}{2R_{\rm C}}$$
(17)

The value of C_P can be set by Equation 18.

$$C_{P} = \frac{R_{ESR} \times C_{O}}{R_{C}}$$
(18)

If the calculated value of C_P is less than 10pF, it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10dB gain margin eliminates output voltage ringing during the line and load transient.



7.2.3 Application Curves







7.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.0V to 23V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47μ F.

7.4 Layout

7.4.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high current, layout is an important design step. If layout is not carefully done, the regulator can suffer from instability and noise problems. To maximize efficiency, switch rise and fall times are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling.

The most critical current path for this converter is from the external low side MOSFET to the integrated high side MOSFET, then to the VOUT side capacitors, and back to the source of the external low side MOSFET. This current path contains nanosecond rise and fall times and must be kept as short as possible to reduce the parasitic inductance. Therefore, the VOUT side output capacitors must be close not only to the VOUT pin, but also to the source pin of the external low side MOSFET to reduce the spike at the SW pin and the VOUT pin.

The PGND plane and the AGND plane are connected at the terminal of the VCC capacitor. Thus the noise caused by the MOSFET driver and parasitic inductance does not interfere with the AGND and internal control circuit.

The layout should also be done with well consideration of the thermal as this is a high power density device. The SW, VOUT, and PGND pins that improves the thermal capabilities of the package should be soldered with the large polygon, using thermal vias underneath the SW pin could improve thermal performance.

Copyright © 2024 Texas Instruments Incorporated



7.4.2 Layout Example

The bottom layer is a large ground plane connected to the PGND plane and AGND plane on top layer by vias.



Figure 7-14. Layout Example



7.4.2.1 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using:

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}}$$
(19)

where

- T_A is the maximum ambient temperature for the application.
- $R_{\theta JA}$ is the junction-to-ambient thermal resistance given in the Section 5.4 table.

The TPS61287 comes in a thermally-enhanced VQFN package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and thermal pad connection. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

HotRod[™] and TI E2E[™] are trademarks of Texas Instruments. Bluetooth[™] is a trademark of Bluetooth SIG.

USB Type-C[®] is a registered trademark of USB Implementers Forum.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision * (October 2024) to Revision A (November 2024)	Page
•	Changed status from Advanced Information to Production Data	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OUTLINE

VQFN-HR - 1 mm max height



All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. This drawing is subject to change without notice. 1.

2.





EXAMPLE BOARD LAYOUT

VQFN-HR - 1 mm max height



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





EXAMPLE STENCIL DESIGN

VQFN-HR - 1 mm max height

RZP0014A

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61287RZPR	ACTIVE	VQFN-HR	RZP	14	3000	RoHS & Green	(6) SN	Level-2-260C-1 YEAR	-40 to 125	61287	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



EXAMPLE BOARD LAYOUT

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated