

FNΠ

2

NC – No

V+[]3

FEATURES

- **RS-232 Bus-Pin ESD Protection Exceeds** ±15 kV Using Human-Body Model (HBM)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply .
- Operates up to 250 kbit/s •
- Two Drivers and Two Receivers .
- Low Standby Current . . . 1 µA Typical
- External Capacitors . . . $4 \times 0.1 \ \mu F$ •
- Accepts 5-V Logic Input With 3.3-V Supply
- **Alternative High-Speed Pin-Compatible Device** (1 Mbit/s)
 - TRSF3222

APPLICATIONS

- **Battery-Powered Systems** •
- **PDAs** •
- Notebooks
- Laptops
- Palmtop PCs •
- **Hand-Held Equipment**

DESCRIPTION/ORDERING INFORMATION

The TRS3222 consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/us driver output slew rate.

The TRS3222 can be placed in the power-down mode by setting PWRDOWN low, which draws only 1 µA from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to V_{CC} , and V- is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting EN high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

C1-[4	17] DOUT1
C1-[C2+[5	16] RIN1
C2-[6	15] ROUT1
V-[7	14] NC
DOUT2[8	13] DIN1
RIN2	9	12] DIN2
ROUT2	10	11] NC
- No interr	nal conne	ectio	n

20 PWRDOWN

19 🛛 V_{CC}

18 GND

DB, DW, OR PW PACKAGE

(TOP VIEW)

TRS3222 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm 15\text{-kV}$ ESD PROTECTION



SLLS815-JULY 2007

ORDERING INFORMATION

T _A	PAC	KAGE ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube of 25	TRS3222CDW	- TRS3222C
	3010 - 010	Reel of 2000	TRS3222CDWR	1K332220
0°C to 70°C	SSOP – DB	Tube of 70	TRS3222CDB	Deade
0°C to 70°C	550P - DB	Reel of 2000	TRS3222CDBR	RS22C
	TSSOP – PW	Tube of 70	TRS3222CPW	- RS22C
	1330P - PW	Reel of 2000	TRS3222CPWR	- K322C
	SOIC - DW	Tube of 25	TRS3222IDW	- TRS3222I
	50IC - DW	SSOP – DB	TRS3222IDWR	- 18332221
4000 to 0500		Tube of 70	TRS3222IDB	DCOOL
–40°C to 85°C	SSOP – DB	Reel of 2000	TRS3222IDBR	- RS22I
		Tube of 70	TRS3222IPW	- RS22I
	TSSOP – PW	Reel of 2000	TRS3222IPWR	ROZZI

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLES

Each Driver⁽¹⁾

INPUTS		OUTPUT
DIN	PWRDOWN	DOUT
Х	L	Z
L	Н	Н
Н	Н	L


(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Each Receiver⁽¹⁾

INPUTS		OUTPUT
RIN	EN	ROUT
L	L	Н
н	L	L
Х	н	Z
Open	L	Н

 H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

SLLS815-JULY 2007



TRS3222 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS815-JULY 2007

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.3	6	V
V+	Positive output supply voltage range ⁽²⁾		-0.3	7	V
V–	Negative output supply voltage range ⁽²	2)	0.3	-7	V
V+ - V-	Supply voltage difference ⁽²⁾			13	V
M		Drivers, EN, PWRDOWN	-0.3	6	N/
VI	Input voltage range	Receivers	-25	25	V
N/		Drivers	-13.2	13.2	N/
Vo	Output voltage range	Receivers	-0.3	V _{CC} + 0.3	V
		DB package		70	
θ_{JA}	Package thermal impedance (3) (4)	DW package		58	°C/W
		PW package		83	
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

(3) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

See Figure 5

				MIN	NOM	MAX	UNIT
	Supply voltage	$V_{CC} = 3.3 V$		3	3.3	3.6	V
	Supply voltage	$V_{CC} = 5 V$		4.5	5	5.5	v
v	Driver and control high level input voltage	and control high-level input voltage DIN, EN, PWRDOWN	$V_{CC} = 3.3 V$	2			V
VIH	Driver and control high-level input voltage		$V_{CC} = 5 V$	2.4			v
V_{IL}	Driver and control low-level input voltage	DIN, EN, PWRDOWN				0.8	V
V_{I}	Driver and control input voltage	DIN, EN, PWRDOWN		0		5.5	V
V_{I}	Receiver input voltage			-25		25	V
т	Operating free-air temperature	TRS222C		0		70	°C
T _A		TRS222I		-40		85	C

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I _I	Input leakage current (EN, PWRDOWN)			±0.01	±1	μA
	Supply current	No load, PWRDOWN at V _{CC}		0.3	1	mA
ICC	Supply current (powered off)	No load, PWRDOWN at GND		1	10	μA

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

DRIVER SECTION

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = GND	5	5.4		V
V _{OL}	Low-level output voltage	DOUT at $R_L = 3 k\Omega$ to GND,	$DIN = V_{CC}$	-5	-5.4		V
I _{IH}	High-level input current	$V_{I} = V_{CC}$			±0.01	±1	μA
I _{IL}	Low-level input current	V _I at GND			±0.01	±1	μA
	Short-circuit output current ⁽³⁾	V _{CC} = 3.6 V,	$V_0 = 0 V$		105	100	
I _{OS}	Short-circuit output current?	V _{CC} = 5.5 V,	$V_0 = 0 V$	-	±35	±60	mA
r _o	Output resistance	V_{CC} , V+, and V– = 0 V,	$V_0 = \pm 2 V$	300	10 M		Ω
	Output leakage current	$\frac{PWRDOWN}{V_{CC}} = GND,$ $V_{CC} = 3 V \text{ to } 3.6 V$	V _O = ±12 V			±25	
l _{off}		$\frac{PWRDOWN}{V_{CC}} = GND,$ V _{CC} = 4.5 V to 5.5 V	V _O = ±10 V			±25	μA

 Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.
 All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
 Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one extended by a based of the time. output should be shorted at a time.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CO	TEST CONDITIONS		TYP ⁽²⁾	MAX	UNIT
	Maximum data rate	C _L = 1000 pF, One DOUT switching,	R _L = 3 kΩ, See Figure 1	150	250		kbit/s
t _{sk(p)}	Pulse skew ⁽³⁾	C_L = 150 pF to 2500 pF, See Figure 2	$R_L = 3 \ k\Omega$ to 7 k Ω ,		300		ns
SR(tr)	Slew rate, transition region	$R_L = 3 k\Omega$ to 7 k Ω ,	$C_{L} = 150 \text{ pF} \text{ to } 1000 \text{ pF}$	6		30	V/µs
SR(II)	(see Figure 1)	$V_{CC} = 3.3 V$	$C_{L} = 150 \text{ pF} \text{ to } 2500 \text{ pF}$	4		30	v/µs

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at $V_{CC} = 3.3$ V or $V_{CC} = 5$ V, and $T_A = 25^{\circ}$ C. (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

TRS3222 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS815-JULY 2007

RECEIVER SECTION

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA}$	V _{CC} – 0.6	V _{CC} – 0.1		V
V _{OL}	Low-level output voltage	I _{OH} = 1.6 mA			0.4	V
V _{IT+} Positive-going input threshold voltage	$V_{CC} = 3.3 V$		1.5	2.4	V	
	Positive-going input threshold voltage	$V_{CC} = 5 V$		1.8	2.4	v
V	Negative-going input threshold voltage	$V_{CC} = 3.3 V$	0.6	1.2		V
V _{IT-}		$V_{CC} = 5 V$	0.8	1.5		v
V _{hys}	Input hysteresis (V _{IT+} – V _{IT-})			0.3		V
I _{off}	Output leakage current	$\overline{EN} = V_{CC}$		±0.05	±10	μA
r _l	Input resistance	$V_1 = \pm 3 V$ to $\pm 25 V$	3	5	7	kΩ

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(2)


Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽²⁾ MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	$C_L = 150 \text{ pF}$, See Figure 3	300	ns
t _{PHL}	Propagation delay time, high- to low-level output	$C_L = 150 \text{ pF}$, See Figure 3	300	ns
t _{en}	Output enable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega,$ See Figure 4	200	ns
t _{dis}	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega,$ See Figure 4	200	ns
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 3	300	ns


(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

PARAMETER MEASUREMENT INFORMATION



- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 1. Driver Slew Rate




TEST CIRCUIT

VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.





A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \text{ ns}$.


Figure 3. Receiver Propagation Delay Times

TRS3222 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm 15\text{-kV}$ ESD PROTECTION



SLLS815-JULY 2007






- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: Z_0 = 50 Ω , 50% duty cycle, $t_r \leq 10$ ns. $t_f \leq 10$ ns.

Figure 4. Receiver Enable and Disable Times

APPLICATION INFORMATION



 † C3 can be connected to V_CC or GND.

- NOTES: A. Resistor values shown are nominal.
 - B. NC No internal connection
 - C. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V _{CC} vs CAPACITOR VALUES						
V _{CC}	C1	C2, C3, and C4				
3.3 V \pm 0.3 V	0.1 μ F	0.1 μF				
5 V \pm 0.5 V	0.047 μ F	0.33 μF				
3 V to 5.5 V	0.1 μF	0.47 μF				

Figure 5. Ty	vpical Operating	Circuit and	Capacitor	Values
--------------	------------------	-------------	-----------	--------



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TRS3222CDBR	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	0 to 70	RS22C	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated