

TMDSEVM6657 SCHEMATIC

MAJOR REVISION HISTORY :

PCB REV.	SCH. REV.	DESCRIPTION	DATE
1.0	0.6	Initial Draft	03-FEB-2012
	1.1	Release for Alpha Boards	20-MAR-2012
2.0	2.5	Release for Beta Boards	26-JUL-2012
	2.9	Redundant pull-up and termination NU on EMU_TCK	28-NOV-2013


I2C ADDRESS TABLE :

REF DES	DESCRIPTION	7 BIT ADDRESS
EEPROM1	DSP EEPROM	0x50, 0x51
U264	ETHERNET EEPROM	0x50

PCB MECHANICAL DETAILS :

1. PCB SIZE: 7.11" x 2.89" x 0.063"
2. PCB MATERIAL: FR4_IT168G
3. NUMBER OF LAYERS: 12
4. IMPEDANCE CONTROL: YES

PCB LAYER STACK-UP DETAILS :



NOTES, UNLESS OTHERWISE SPECIFIED :

1. RESISTANCE VALUES ARE IN OHMS.
2. CAPACITANCE VALUES ARE IN MICROFARADS.
3. PARTS NOT INSTALLED ARE INDICATED WITH 'NU'.
4. SIGNAL NET NAMES WITH "#" SUFFIX, ARE ACTIVE LOW SIGNALS.


DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS. FOR COMMITTED PERFORMANCE AND FUNCTIONALITY OF THE xxxx DEVICE, PLEASE REFER TO THE DEVICE DATA MANUAL.

Copyright (C) 20xx Texas Instruments Incorporated. All rights reserved.



Project TMDSEVM6657		Designed for TI by einfochips	
Title COVER PAGE			
Size C	Document Number 16_00132_02	Rev 2.9	
Date: Thursday, November 28, 2013		Sheet 1 of 29	

SCHEMATIC PAGE DESCRIPTION :

- 01 : COVER PAGE
- 02 : TABLE OF CONTENTS
- 03 : SYSTEM BLOCK DIAGRAM
- 04 : PLACEMENT
- 05 : POWER CONSUMPTION
- 06 : POWER SEQUENCE
- 07 : POWER DISTRIBUTION
- 08 : CLOCK DIAGRAM
- 09 : FPGA INTERFACE CONTROL
- 10 : MANAGEMENT MAP
- 11 : AMC CONNECTOR
- 12 : MMC, HYPERLINK COMM
- 13 : DSP - SERDES PORTS
- 14 : DSP - DDR3
- 15 : DDR3 & ECC
- 16 : DSP - EMIF & JTAG
- 17 : DSP - MISC
- 18 : DSP - CLOCK & SMART REFLEX
- 19 : CLOCK GENERATION
- 20 : USB - JTAG
- 21 : GIGABIT ETHERNET
- 22 : FPGA - POWER, RESET CTRL, McBSP
- 23 : FPGA - BOOT_MODE & SMART REFLEX
- 24 : DSP - POWER 1
- 25 : DSP - POWER 2
- 26 : SMART REFLEX & CORE VOLT
- 27 : POWER SUPPLY 1
- 28 : POWER SUPPLY 2
- 29 : REVISION HISTORY

Project		TMDSEVM6657	Designed for TI by einfochips	
Title		TABLE OF CONTENTS	 The Solutions People	
Size	Document Number		Rev	
C	16_00132_02		2.9	
Date: Thursday, November 28, 2013			Sheet 2 of 29	

PLACEMENT




Project		TMDSEVM6657		Designed for TI by einfchips	
Title		PLACEMENT			
Size	C	Document Number	16_00132_02		Rev
				2.9	
Date: Thursday, November 28, 2013				Sheet 4 of 29	



POWER CONSUMPTION

Components Part No.	Description	Quantity Per Board	Current Consumed by corresponding device on power supply (mA)										Total Power (mW)		
			0.75V	1.00V	1.00V	1.20V	1.50V	1.80V	1.80V	2.50V	3.30V	3.30V		5.00V	
TMS320C6657	CPU	1		CVDD	CVDD1				AUX	VCC		AUX	AMC		4115.00
XC3S200AN-4FTG256C	FPGA	1		2500.00	1000.00		125.00		200.00			24.00			589.20
MT41J128M16HA-125	DDR3 SDRAM	2	50.00					525.00							1650.00
MT41J128M16HA-125	DDR3 ECC	0	50.00					525.00							0.00
NAND512R3A2SZA6E	NAND Flash (64MB)	1								15.00					27.00
AT25128B	SPI EEPROM	1										10.00			33.00
FT2232H	USB to JTAG convertor	1								70.00		210.00			819.00
88E1112	Ethernet	1				320.00					338.00				1229.00
MSP430	MMC	1										48.00			158.40
CDCE62005	Clock Generator	1									500.00				1650.00
XDS560v2	XDS560v2 Mezzanine	1									300.00		600.00		3990.00
	Misc	1						100.00			300.00				1170.00
Total Current on individual power supply (mA)			100.00	2500.00	1000.00	445.00	1400.00	300.00	135.00	338.00	1344.00	48.00	600.00		
5% margin added over design (mA)			105.00	2625.00	1050.00	467.25	1470.00	315.00	141.75	354.90	1411.20	50.40	630.00		
Power Consumption in (mW)			78.75	2625.00	1050.00	560.70	2205.00	567.00	255.15	887.25	4656.96	166.32	3150.00		16202.13

Vin	Regulator	Current (mA)
3.3V	TPS73701 -- 3.3V Aux to 2.5V regulation	372.65 mA
3.3V	TPS73701 -- 3.3V Aux to 1.8V Aux regulation	330.75 mA
3.3V	TPS73701 -- 3.3V Aux to 1.8VCC regulation	148.84 mA
3.3V	TPS73701 -- 3.3V Aux to 1.2V regulation	490.61 mA
1.5V	TPS51200 -- 1.5V to 0.75V regulation	110.25 mA
12.0V	UCD7242 -- 12V to 1V CVDD regulation	243.06 mA
12.0V	UCD7242 -- 12V to CVDD1 regulation	97.22 mA
12.0V	TPS54620 -- 12V to 1.5V regulation	219.48 mA
12.0V	TPS54620 -- 12V to 3.3V AUX regulation	946.70 mA
12.0V	TPS54231 -- 12V to 5V regulation	328.13 mA
Total Current @12V		1.83A
Total Current @3.3V AMC		0.05A
Total Power Consumption		22.18W

Project		TMDSEVM6657		Designed for TI by einfochips	
Title		POWER CONSUMPTION			
Size	Document Number	16_00132_02		Rev	2.9
Date: Thursday, November 28, 2013			Sheet 5 of 29		

POWER SEQUENCE




C6657 Design :

- 1) CVDD1 should ramp at the same time or shortly following CVDD. Although simultaneous ramping is permitted, CVDD1 must never exceed CVDD until after CVDD has reached a valid voltage.
- 2) DVD15 supply is ramped up following DVDD18. Although ramping DVDD18 and DVDD15 simultaneously is permitted, DVDD15 must never exceed DVDD18.
- 3) There is no specific power-up nor power-down sequence defined for FPGA.
- 4) FPGA is first to come up and it generates ENABLE signal for all power supplies using PGOOD signals.


Project		Designed for TI by einfchips	
TMDSEVM6657		TEXAS INSTRUMENTS einfchips The Solutions People	
Title		Document Number	
POWER SEQUENCE		16_00132_02	
Size	C	Rev	2.9
Date: Thursday, November 28, 2013		Sheet 6 of 29	

POWER DISTRIBUTION




Project		TMDSEVM6657		Designed for TI by einfochips	
Title		POWER DISTRIBUTION			
Size	C	Document Number	16_00132_02		Rev
				2.9	
Date: Thursday, November 28, 2013			Sheet 7 of 29		

CLOCK DIAGRAM




Project		Designed for TI by einfochips	
TMDSEVM6657			
Title			
CLOCK DIAGRAM			
Size	Document Number	Rev	
C	16_00132_02	2.9	
Date: Thursday, November 28, 2013		Sheet 8 of 29	

FPGA INTERFACE CONTROL DIAGRAM




Project		TMDSEVM6657		Designed for TI by einfchips	
Title		CLOCK DIAGRAM			
Size	C	Document Number		Rev	
		16_00132_02		2.9	
Date: Thursday, November 28, 2013			Sheet 9 of 29		

MANAGEMENT MAP




Project		TMDSEVM6657		Designed for TI by einfchips	
Title		MANAGEMENT MAP			
Size	C	Document Number		Rev	2.9
		16_00132_02			
Date: Thursday, November 28, 2013				Sheet 10 of 29	

SRIO




Place ALL SERDES DC-blocking caps on top layer adjacent to the DSP's RX pins so that there are no additional vias


SGMII




VOLTAGE LEVEL TRANSLATOR




PCIE



McBSP





HYPERLINK






The HyperLink routes must have a max of 2 vias and no via stubs (Outer layer routing recommended)

Project		TMDSEVM6657		Designed for TI by einfchips	
Title		DSP SERDES PORTS			
Size	Document Number	Rev			
C	16_00132_02	2.9			
Date: Thursday, November 28, 2013			Sheet 13 of 29		

DDR3 INTERFACE



Place these resistors at the end of the trace.





DDR3 Slew-Rate Setting (DDRSLRATE[1:0]):

- 00 Fastest
- 01 Fast
- 10 Slow
- 11 Slowest

Project		TMDSEVM6657		Designed for TI by einfchips	
Title		DSP DDR3			
Size	Document Number	Rev			
C	16_00132_02	2.9			
Date: Thursday, November 28, 2013			Sheet 14 of 29		


DDR3 MEMORY INTERFACE



Supported Memories (96 FBGA) :

Mfgr	512MB (256MB x 2)	1024MB (512MB x 2)
Micron	MT41J128M16HA-125	MT41J256M16RE-125

DDR3 ECC INTERFACE




- Data bits can be swapped within the byte lane to ease routing.
 - Address / Command / Control / Clock routing must be Fly-By in byte order ECC, 0, 1, 2, 3.

Supported ECC Chip (96 FBGA) :


Mfgr	256MB	512MB
Micron	MT41J128M16HA-125	MT41J256M16RE-125

Project TMDSEVM6657		Designed for TI by einfchips	
Title DDR3 & ECC			
Size C	Document Number 16_00132_02	Rev 2.9	
Date: Thursday, November 28, 2013		Sheet 15 of 29	


I2C, TIMER[1:0], SPI




32Mb SPI NOR Flash




1Mb I2C EEPROM




GPIO





UART to RS232



Reset Control











Reserved




Project		TMDSEVM6657		Designed for TI by einfchips	
Title		DSP MISC			
Size	Document Number	16_00132_02		Rev	2.9
Date: Thursday, November 28, 2013				Sheet 17 of 29	

CLOCK GEN2




Project TMDSEVM6657		Designed for TI by einfochips	
Title CLOCK GENERATION			
Size C	Document Number 16_00132_02	Rev 2.9	
Date: Thursday, November 28, 2013		Sheet 19 of 29	

USB, JTAG




Switch for JTAG emulation
 FT232HL_RESET# = 0 --> AMC
 FT232HL_RESET# = 1 --> Mini USB



Switch for JTAG emulation
 EXT_EMU_DET = 0 --> External / Mezzanine Emulator
 EXT_EMU_DET = 1 --> On board emulation

Project		TMDSEVM6657		Designed for TI by einfchips	
Title		USB-JTAG			
Size	Document Number	Rev			
C	16_00132_02	2.9			
Date: Thursday, November 28, 2013			Sheet 20 of 29		

ETHERNET PHY



If both fiber (SGMII) and copper (1000BASE-X) cables are connected, the preferred media will be selected based on value of register 16_2.11:10. If it is:

- 00: Link with 1st media to establish link
- 01: Prefer fiber media
- 10: Prefer copper media


Pin to Configuration Bit Mapping

PIN	BIT[1]	BIT[0]
CONFIG0	PHYADR[1]	PHYADR[0]
CONFIG1	PHYADR[3]	PHYADR[2]
CONFIG2	SGMII_CLK	PHYADR[4]
CONFIG3	SEL_TWSI	SEL_VTT
CONFIG4	EEPROM[1]	EEPROM[0]
CONFIG5	MODE[1]	MODE[0]

PIN	VALUE
VDD0	11
STATUS[0]	10
STATUS[1]	01
VSS	00


POL_RST	RESET=0	RESET=1
0	Reset	Normal
1 or Floating	Normal	Reset

PIN	VALUE	CONNECTION	INTERPRETATION
CONFIG0	00	VSS	PHY Address[1:0] is 00
CONFIG1	10	STATUS[0]	PHY Address[3:2] is 10
CONFIG2	01	STATUS[1]	SGMII_CLK not supplied; PHY Address[4] is 1
CONFIG3	00	VSS	MDC/MDIO mode; S_VTT & F_VTT int supplied
CONFIG4	01	STATUS[1]	Start reading from address 0
CONFIG5	10	STATUS[0]	SGMII MAC Int to Auto Media select (Cu/SGMII)






ETHERNET JACK

LED (Colour)	Link	No Link
LOS (Orange/Green)	ON	OFF



LED (Colour)	1Gbps		100Mbps		10Mbps	
	Activity	No Activity	Activity	No Activity	Activity	No Activity
Status 0 (Green)	BLINK	SOLID ON	BLINK	SOLID ON	OFF	OFF
Status 1 (Orange)	OFF	OFF	BLINK	SOLID ON	BLINK	SOLID ON




Project TMDSEVM6657		Designed for TI by einfochips	
Title GIGABIT ETHERNET			
Size C	Document Number 16_00132_02	Rev 2.9	
Date: Thursday, November 28, 2013		Sheet 21 of 29	

FPGA, BOOT MODE & SMART REFLEX



BOOT STRAP CONFIGURATION



Boot Configuration

DIP Switch	DSP	BM_GPIO	Primary Function
BM_GPIO0	GPIO0	ENDIANESS	0 - Big Endian 1 - Little Endian
BM_GPIO[4:1]	GPIO[4:1]	BOOTMODE[3:0]	Boot Device
BM_GPIO[10:5]	GPIO[10:5]	BOOTMODE[9:4]	Boot Device Config
BM_GPIO[13:11]	GPIO[13:11]	BOOTMODE[12:10]	PLL Multiplier/I2C
BM_GPIO[15:14]	GPIO[15:14]	PCIESSMODE[1:0]	Endpt/RootComplex

Boot Device

BM_GPIO [4:1]	Boot Device	BM_GPIO [4:1]	Boot Device
0 0 0	Sleep/EMIF16	X 1 0	I2C Master
0 0 1	SRIO	0 1 0	I2C Slave
X 0 1	Ethernet	X 1 1	SPI
0 0 1	NAND	0 1 1	Hyperlink
0 1 0	PCIe	1 0 0	UART

Note: GPIO[10:5] bit definitions depend on the boot mode.

Boot PLL Settings


BM_GPIO [13:11]	Input Clock (in MHz)	BM_GPIO [13:11]	Input Clock (in MHz)
0 0 0	50.00	1 0 0	156.25
0 0 1	66.67	1 0 1	250.00
0 1 0	80.00	1 1 0	312.50
0 1 1	100.00	1 1 1	122.88

PCIe Mode Selection PCIESSMODE[1:0]



BM_GPIO [15:14]	PCIe Mode
0 0	End-point mode
0 1	Legacy End-point mode (support for legacy INTx)
1 0	Root complex mode
1 1	Reserved

PCIESSEN

BM_GPIO16	PCIe Status
0	PCIe module disabled
1	PCIe module enabled




DEBUG_LED




Project TMDSEVM6657		Designed for TI by einfchips	
Title FPGA & BM & SMART REFLEX			
Size C	Document Number 16_00132_02	Rev 2.9	
Date: Thursday, November 28, 2013		Sheet 23 of 29	


1.8V




Place near to DSP




1.5V




Place near to DSP



0.9V - 1.1V (SMART REFLEX)





Place near to DSP




Project TMDSEVM6657		Designed for TI by einfochips	
Title DSP POWER 1			
Size C	Document Number 16_00132_02		Rev 2.9
Date: Thursday, November 28, 2013		Sheet 24 of 29	








1.0V



GROUND




1.0V & 1.5V for SERDES



Project		TMDSEVM6657		Designed for TI by einfchips	
Title		DSP POWER 2			
Size	Document Number	Rev			
C	16_00132_02	2.9			
Date: Thursday, November 28, 2013				Sheet 25 of 29	

SMART REFLEX



Resistor Calculation for Isense
 $R_{mon} = V_{mon} / (I_{max} \times 20 \mu A/A)$
 $V_{mon} = 12 \times 1.5 / (1.5 + 10.2) = 1.53V$
 $R_{mon1} = 1.53 \times 1000 / (2.7 \times 20) K = 28.49K$
 $R_{mon2} = 1.53 \times 1000 / (1.1 \times 20) K = 69.93K$


PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--

Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails
 Series resistors on EA nets to be placed at the load for proper voltage feedback.

Provide min 25 thermal vias for IC
 - C444 and C372 should be mounted adjacent to UCD9222 and connected without a via
 - Components related to Isense pins should be located adjacent to UCD9222 with tightly coupled gnds.

CVDD/CVDD1




$$L = \frac{V_{IN} - V_{OUT}}{\Delta I} \frac{D}{f_s}$$

Inductor Calculation for CVDD
 $L = (12.5 - 1) / (2.7) * (1/12.5) / 750K = 0.46 \mu H$

Inductor Calculation for CVDD1
 $L = (12.5 - 1) / (1.1) * (1/12.5) / 750K = 1.11 \mu H$


$V_{in} = 11.5V \text{ to } 12.5V$
 $F_{sw} = 750kHz$
 Ref Ind for CVDD = 1.2uH
 Ref Ind for VCC1V0 = 2.3uH




- Vin cap, Pngd connection and Vout bulk caps must all be connected by a continuous copper pour on outer layer where UCD7242 is mounted.
 - If these connections are broken into islands, inductance of vias will degrade the performance of power stage resulting in increased ripple

Project		TMDSEVM6657		Designed for TI by einfchips	
Title		UCD9222RGZR			
Size	Document Number	16_00132_02		Rev	2.9
Date: Thursday, November 28, 2013			Sheet 26 of 29		


VCC12




12V to 3.3_AUX Generation




12V to 5V Generation



12V to 1.5V Generation




XDS560 v2 Mezzanine Power



Project TMDSEVM6657		Designed for TI by einfchips	
Title POWER SUPPLY 1			
Size C	Document Number 16_00132_02	Rev 2.9	
Date: Thursday, November 28, 2013		Sheet 27 of 29	

3.3V_AUX to 1.2V Generation




$$V_{out} = \frac{(R1+R2)}{R2} * 1.204$$

$$= \frac{(0+10k)}{10k} * 1.204$$

$$= 1.204V$$

3.3V_AUX to 1.8V_AUX Generation




$$V_{out} = \frac{(R1+R2)}{R2} * 1.204$$

$$= \frac{(28k+56.2k)}{56.2k} * 1.204$$

$$= 1.804V$$

3.3V_AUX to 2.5V Generation




$$V_{out} = \frac{(R1+R2)}{R2} * 1.204$$

$$= \frac{(39.2k+36.5k)}{36.5k} * 1.204$$

$$= 2.50V$$

3.3V_AUX to 1.8V Generation




$$V_{out} = \frac{(R1+R2)}{R2} * 1.204$$


$$= \frac{(28k+56.2k)}{56.2k} * 1.204$$

$$= 1.804V$$

3.3V_AUX to 0.75V Generation



1.8V Supervisor Circuit





Project TMDSEVM6657		Designed for TI by einfchips	
Title POWER SUPPLY 2			
Size C	Document Number 16_00132_02	Rev 2.9	
Date: Thursday, November 28, 2013		Sheet 28 of 29	

TMDSEVM6657 - REVISION HISTORY

PCB REV.	SCH. REV.	CHANGE DESCRIPTION	DATE	AUTHOR
1.0	0.6	- CLK3 removed - Series Termination removed from GPIO0 to GPIO13 lines	3-FEB-2012	eInfochips
	1.1	- D9 and D10 part changed with one with higher current capacity. - R134 changed to 1K from 4.7K - NU resistors R433 and R434 changed to 10K and 1.2K resp. They are to be mounted. - R12 and R17 replaced by 100nF caps C1225 and C1226 - R70 and R71 mounting status changed from NU to populated. - U6 (DDR3 ECC chip) made NU. - DDR3 Clock frequency from Clock Gen changed to 50 MHz (software change only).	20-MAR-2012	eInfochips
2.0	0.1	- Clock buffer U1132 removed. 2 OR gates (U268, U269) and the corresponding circuitry to buffer EMU_TCK added. - 4 Test Points for Gnd added. - ETH_SCK net renamed to ETH_SDA - SIGDETunconnected with LOS; its directly pulled high. R145 and R146 removed - SYSPG_D1 LED changed to Yellow colour from Green	02-APR-2012	eInfochips
	0.2	- 10 nF capacitors (C457 and C460) added on VCC12 input rail of U34. - Capacitors on CVDD rail optimized from two 220uF, two 100uF and four 47uF to two 100uF and two 47uF. - Capacitors on VCC1V0 rail optimized from one 220uF, three 47uF and one 10uF to two 47uF and one 10uF. - An additional 22uF cap (C549) added on VCC12 input for U29. C426 changed from 10nF to 100nF. - R183 changed to 1K from 4.7K. - SIGDET connected to VCC2V5 using R146. - R1273 changed to 4.7K from 10K.	02-MAY-2012	eInfochips
	0.3	- L15 and L16 changed to 2.3uH and 1.2uH respectively - R251 and R373 changed to 22.1K - C549 moved before B158 on 12V plane - C2325 changed from 100nF to 10uF - R2203 made NU and R2226 to be mounted	07-MAY-2012	eInfochips
	0.4	- NOR Flash density label corrected to 32 Mb from 16MB.	20-JUL-2012	eInfochips
	0.5	- DISCLAIMER Changed	26-JUL-2012	eInfochips
	0.6	- Asthetical Change Name swap between LVDS and HCSL on page 18	06-DEC-2012	eInfochips
	0.7	- Asthetical Change Note for DDR3 Slew-Rate setting corrected on page 14	29-JAN-2013	eInfochips
	0.8	- R82 and R83 changed to 10K - R85 and R957 made NU	22-FEB-2013	eInfochips
	0.9	- The Resistors R896,R67 and capacitor C555 are redundant components on EMU_TCK and can be NU from design. - Pull-up resistor R1119 on EMU_TCK change from 10K to 4.7K	28-NOV-2013	eInfochips


Dummy Components




AMC Hole



Mounting Holes



On Board Fiducials



Project TMDSEVM6657		Designed for TI by eInfochips	
Title REVISION HISTORY			
Size C	Document Number 16_00132_02		Rev 2.9
Date: Thursday, November 28, 2013		Sheet 29 of 29	

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.