Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	2.80mil		
4	Dielectric1	FR-4	8.90mil	4.2	
5	MidLayer1	Copper	2.80mil		
6	Dielectric2	FR-4	8.90mil	4.8	
7	MidLayer2	Copper	2.80mil		
8	Dielectric3	FR-4	8.90mil	4.2	
9	MidLayer3	Copper	2.80mil		
10	Dielectric4	FR-4	8.90mil	4.8	
11	MidLayer4	Copper	2.80mil		
12	Dielectric5	FR-4	8.90mil	4.8	
13	Bottom Layer	Copper	2.80mil		
14	Bottom Solder	Solder Resist	0.40mil	3.5	
15	Bottom Overlay				

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
MIN. CLEARANCE: 0.2 mm
MIN. VIA PAD SIZE: 24 MIL
MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL

MATERIAL:
[ ] FR-408 [X] FR-4 High Tg [ ] OTHER
THICKNESS: [X] 62 MIL (1.6mm) +/-10% [ ] OTHER
TOLERANCE: [X] ANSI IPC-6012 TYPE 3 CLASS 2
[ ] OTHER +/-
BOW & TWIST: [X] ANSI IPC-6012 TYPE 3 CLASS 2
[ ] OTHER +/-

DRILLING:
REFERENCE: [X] AS SHOWN [X] NC_DRILL FILES
PTH MIN COPPER THICKNESS: [X] 1MIL [ ] OTHER

BOARD FINISH:
SILKSCREEN: [X] TOP [X] BOTTOM
SILKSCREEN COLOR: [X] WHITE [ ] OTHER
SOLDER RESIST COLOR:
[X] GREEN [ ] BLUE [ ] OTHER
SURFACE FINISH: [X] IMMERSION GOLD (ENIG) [ ] ENEPIG
[ ] IMM. TIN/SILVER OR EQUIV [ ] OTHER

ARRAY/PANEL: [ ] CUT AND TRIM PER MECH LAYER 1
[ ] N.C. ROUTE [X] V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBS TO MEET OR EXCEED THE REQUIREMENTS OF:
[X] ANSI IPC-A-600F CLASS -> [ ] 1 [X] 2 [ ] 3
[X] UL 94V-0 [X] RoHS [ ] OTHER PER ORDER

ADDITIONAL REQUIREMENTS:
MICROSECTION: [ ] YES
BARE BOARD ELEC. TEST: [ ] NONE [X] REQUIRED [ ] PER ORDER
MANUFACTURER'S UL: [ ] RAIL [ ] METAL [X] SILK



Symbol	Hit Count	Tool Size	Plated	Hole Type
○	15	7.874mil (0.2mm)	PTH	Round
▽	369	10mil (0.254mm)	PTH	Round
⌑	19	14mil (0.356mm)	PTH	Round
☼	3	24mil (0.61mm)	PTH	Round
⌬	7	63mil (1.6mm)	PTH	Round
⊠	4	125.984mil (3.2mm)	PTH	Round
◇	4	270mil (6.858mm)	PTH	Round
	421 Total			

Drill Table

TEXAS INSTRUMENTS

PROJECT TITLE: LM5175EVM-HP
DESIGNED FOR: Public Release
FILE NAME: SV601157A.PcbDoc

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: SV601157	REV: A	SVN REV: Not In VersionControl
LAYER NAME = [illegible]sions			
PLOT NAME = Fabrication Drawing	GENERATED : 3/13/2015 3:31:30 PM	TEXAS INSTRUMENTS	

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER: a0273381	LAYOUT BY: a0413446
SCALE: 1.12	ALTIUM DESIGNER VERSION: 14.3.16.37051