Find product by package
Search information on TI products by part number, TI package name or pin count. Click links below to view package drawing and footprint information, or click on the part name for complete product folder or more device information.
Description
|
Functionality
|
Automotive
|
Status | Package | Pins | CAD file (.bxl) | STEP model (.stp) | Package drawing |
---|
Description
|
Functionality
|
Automotive
|
Status | Package | Pins | CAD file (.bxl) | STEP model (.stp) | Package drawing | |
---|---|---|---|---|---|---|---|---|
74AHCT1G08DRLRG4 | 1-ch 2-input 4.5-V to 5.5-V AND gate with TTL-compatible CMOS inputs | Single 2-Input AND Gate | N |
|
DRL|5 |
|
|
|
74LVC1GU04DRLRG4 | Single 1.65-V to 5.5-V inverter | Single Inverter Gate | N |
|
DRL|5 |
|
|
|
OPA170AIDRLR | Single, 36-V, 1.2-MHz, low-power operational amplifier | N |
|
DRL|5 |
|
|
|
|
OPA170AIDRLT | Single, 36-V, 1.2-MHz, low-power operational amplifier | N |
|
DRL|5 |
|
|
|
|
OPA170ASDRLTEP | Enhanced product, single, 36-V, 1.2-MHz, low-power operational amplifier | N |
|
DRL|5 | - |
|
|
|
OPA171AIDRLR | Single, 36-V, 3-MHz, low-power operational amplifier | N |
|
DRL|5 |
|
|
|
|
OPA171AIDRLT | Single, 36-V, 3-MHz, low-power operational amplifier | N |
|
DRL|5 |
|
|
|
|
SN74AHC1G00DRLR | Single 2-input, 2-V to 5.5-V NAND gate | Single 2-Input NAND Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G02DRLR | Single 2-input, 2-V to 5.5-V NOR gate | Single 2-Input NOR Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G04DRLR | Single 2-V to 5.5-V inverter | Single Inverter Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G04DRLRG4 | Single 2-V to 5.5-V inverter | Single Inverter Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G08DRLR | 1-ch, 2-input 2-V to 5.5-V high-speed (9 ns) AND gate | Single 2-Input AND Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G08DRLRG4 | 1-ch, 2-input 2-V to 5.5-V high-speed (9 ns) AND gate | Single 2-Input AND Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G125DRLR | Single 2-V to 5.5-V buffer with 3-state outputs | Single Bus Buffer Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G126DRLR | Single 2-V to 5.5-V buffer with 3-state outputs | Single Bus Buffer Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G14DRLR | Single 2-V to 5.5-V inverter with Schmitt-Trigger inputs | Single Schmitt-Trigger Inverter | N |
|
DRL|5 |
|
|
|
SN74AHC1G14DRLRG4 | Single 2-V to 5.5-V inverter with Schmitt-Trigger inputs | Single Schmitt-Trigger Inverter | N |
|
DRL|5 |
|
|
|
SN74AHC1G32DRLR | 1-ch, 2-input 2-V to 5.5-V high-speed (9 ns) OR gate | Single 2-Input OR Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G32DRLRG4 | 1-ch, 2-input 2-V to 5.5-V high-speed (9 ns) OR gate | Single 2-Input OR Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1G86DRLR | Single 2-input, 2-V to 5.5-V XOR (exclusive OR) gate | Single 2-Input OR Gate | N |
|
DRL|5 |
|
|
|
SN74AHC1GU04DRLR | Single 2-V to 5.5-V inverter | Single Unbuffered Inverter | N |
|
DRL|5 |
|
|
|
SN74AHCT1G08DRLR | 1-ch 2-input 4.5-V to 5.5-V AND gate with TTL-compatible CMOS inputs | Single 2-Input AND Gate | N |
|
DRL|5 |
|
|
|
SN74AHCT1G125DRLR | Single 4.5-V to 5.5-V buffer with TTL-compatible CMOS inputs and 3-state outputs | Single Bus Buffer | N |
|
DRL|5 |
|
|
|
SN74AHCT1G32DRLR | 1-ch, 2-input 4.5-V to 5.5-V high-speed (7.1 ns) OR gate with TTL-compatible inputs | Single 2-Input OR Gate | N |
|
DRL|5 |
|
|
|
SN74AUC1G00DRLR | Single 2-input, 0.8-V to 2.7-V high speed NAND gate | Single 2-Input NAND Gate | N |
|
DRL|5 |
|
|
|
SN74AUC1G02DRLR | Single 2-input, 0.8-V to 2.7-V high speed NOR gate | Single 2-Input NOR Gate | N |
|
DRL|5 |
|
|
|
SN74AUC1G04DRLR | Single 0.8-V to 2.7-V high speed inverter | Single Inverter Gate | N |
|
DRL|5 |
|
|
|
SN74AUC1G08DRLR | 1-ch, 2-input 0.8-V to 2.7-V ultra-high-speed (2.4 ns) AND gate | Single 2-Input AND Gate | N |
|
DRL|5 |
|
|
|
SN74AUC1G08DRLRG4 | 1-ch, 2-input 0.8-V to 2.7-V ultra-high-speed (2.4 ns) AND gate | Single 2-Input AND Gate | N |
|
DRL|5 |
|
|
|
SN74AUC1G17DRLR | Single 0.8-V to 2.7-V high speed buffer with Schmitt-Trigger inputs | Single Schmitt-Trigger Buffer | N |
|
DRL|5 |
|
|
|
SN74AUC1G32DRLR | 1-ch, 2-input 0.8-V to 2.7-V ultra-high-speed (2.4 ns) OR gate | Single 2-Input OR Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G00DRLR | Single 1-input, 0.8-V to 3.6-V low power NAND gate | Positive-NAND Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G02DRLR | Single 2-input, 0.8-V to 3.6-V low power NOR gate | Low-Power Single 2-Input Positive-NOR Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G04DRLR | Single 0.8-V to 3.6-V low power inverter | Low-Power Single Inverter Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G06DRLR | Single 0.8-V to 3.6-V low power inverter with open-drain outputs | Low-Power Single Inverter Buffer/Driver | N |
|
DRL|5 |
|
|
|
SN74AUP1G07DRLR | Single 0.8-V to 3.6-V low power buffer with open-drain outputs | Low-Power Single Buffer/Driver | N |
|
DRL|5 |
|
|
|
SN74AUP1G08DRLR | 1-ch, 2-input 0.8-V to 3.6-V low power (< 1uA) AND gate | Low-Power Single 2-Input Positive-AND Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G125DRLR | Single 0.8-V to 3.6-V low power buffer with 3-state outputs | Low-Power Single Bus Buffer Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G126DRLR | Single 0.8-V to 3.6-V low power buffer with 3-state outputs | Low-Power Single Bus Buffer Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G14DRLR | Single 0.8-V to 3.6-V low power inverter with Schmitt-Trigger inputs | Low-Power Single Schmitt-Trigger Inverter | N |
|
DRL|5 |
|
|
|
SN74AUP1G17DRLR | Single 0.8-V to 3.6-V low power buffer with Schmitt-Trigger inputs | Single Buffer | N |
|
DRL|5 |
|
|
|
SN74AUP1G32DRLR | Single, 2-input 0.8-V to 3.6-V low-power (< 1uA) OR gate | Low-Power Single 2-Input Positive-OR Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G34DRLR | Single 0.8-V to 3.6-V low power buffer | Low-Power Single Buffer Gate | N |
|
DRL|5 |
|
|
|
SN74AUP1G79DRLR | Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop | D-Type Flip-Flop | N |
|
DRL|5 |
|
|
|
SN74LVC1G00DRLR | Single 2-input, 1.65-V to 5.5-V NAND gate | Single 2 Input Positive NAND Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G02DRLR | Single 2-input, 1.65-V to 5.5-V NOR gate | Single 2-Input NOR Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G04DRLR | Single 1.65-V to 5.5-V inverter | Single Inverter | N |
|
DRL|5 |
|
|
|
SN74LVC1G06DRLR | Single 1.65-V to 5.5-V inverter with open-drain outputs | Single Inverter Buffer/Driver | N |
|
DRL|5 |
|
|
|
SN74LVC1G07DRLR | Single 1.65-V to 5.5-V buffer with open-drain outputs | Single Buffer/Driver | N |
|
DRL|5 |
|
|
|
SN74LVC1G07DRLRG4 | Single 1.65-V to 5.5-V buffer with open-drain outputs | Single Buffer/Driver | N |
|
DRL|5 |
|
|
|
SN74LVC1G08DRLR | 1-ch, 2-input 1.65-V to 5.5-V 32 mA drive strength AND gate | Single 2-Input AND Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G08DRLRG4 | 1-ch, 2-input 1.65-V to 5.5-V 32 mA drive strength AND gate | Single 2-Input AND Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G125DRLR | Single 1.65-V to 5.5-V buffer with 3-state outputs | Single Bus Buffer Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G126DRLR | Single 1.65-V to 5.5-V buffer with 3-state outputs | Single Bus Buffer Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G14DRLR | Single 1.65-V to 5.5-V inverter with Schmitt-Trigger inputs | Single Schmitt-Trigger Inverter | N |
|
DRL|5 |
|
|
|
SN74LVC1G14DRLRG4 | Single 1.65-V to 5.5-V inverter with Schmitt-Trigger inputs | Single Schmitt-Trigger Inverter | N |
|
DRL|5 |
|
|
|
SN74LVC1G17DRLR | Single 1.65-V to 5.5-V buffer with Schmitt-Trigger inputs | Single Schmitt-Trigger Buffer | N |
|
DRL|5 |
|
|
|
SN74LVC1G17DRLRG4 | Single 1.65-V to 5.5-V buffer with Schmitt-Trigger inputs | Single Schmitt-Trigger Buffer | N |
|
DRL|5 |
|
|
|
SN74LVC1G32DRLR | 1-ch, 2-input 1.65-V to 5.5-V 32-mA drive strength OR gate | Single 2-Input OR Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G32DRLRG4 | 1-ch, 2-input 1.65-V to 5.5-V 32-mA drive strength OR gate | Single 2-Input OR Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G34DRLR | Single 1.65-V to 5.5-V buffer | Single Buffer Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1G66DRLR | 5-V, 1:1 (SPST), 1-channel analog switch | Single Analog Switch | N |
|
DRL|5 |
|
|
|
SN74LVC1G79DRLR | Single Positive-Edge-Triggered D-Type Flip-Flop | Single D-Type Flip-Flop | N |
|
DRL|5 |
|
|
|
SN74LVC1G86DRLR | Single 2-input, 1.65-V to 5.5-V XOR (exclusive OR) gate | Single Exclusive-OR Gate | N |
|
DRL|5 |
|
|
|
SN74LVC1GU04DRLR | Single 1.65-V to 5.5-V inverter | Single Inverter Gate | N |
|
DRL|5 |
|
|
|
TLV1701AIDRLR | Single high voltage, low power comparator | N |
|
DRL|5 | - |
|
|
|
TLV1701AIDRLT | Single high voltage, low power comparator | N |
|
DRL|5 | - |
|
|
|
TPD2E001DRLR | Dual 1.5-pF, 5.5-V, ±8-kV ESD protection diode with 1-nA max leakage & VCC pin for USB 2.0 | ESD Protection Array | N |
|
DRL|5 |
|
|
|
TPD2E001DRLRG4 | Dual 1.5-pF, 5.5-V, ±8-kV ESD protection diode with 1-nA max leakage & VCC pin for USB 2.0 | ESD Protection Array | N |
|
DRL|5 |
|
|
|
TPD2E001IDRLRQ1 | Automotive Dual 1.5-pF, 5.5-V, ±8-kV ESD protection diode with VCC pin for USB 2.0 | ESD Protection Array | Y |
|
DRL|5 |
|
|
|
TPD2E2U06DRLR | Dual 1.5-pF, 5.5-V, ±25-kV ESD protection diode with 5.5-A 8/20-uS surge rating for USB 2.0 | N |
|
DRL|5 | - |
|
|
|
TPD3E001DRLR | 3 channel 1.5-pF, 5.5-V, ±8kV ESD protection diode with 1-nA max leakage & VCC pin for USB 2.0 | ESD-Protection Array | N |
|
DRL|5 |
|
|
|
TPD3E001DRLRG4 | 3 channel 1.5-pF, 5.5-V, ±8kV ESD protection diode with 1-nA max leakage & VCC pin for USB 2.0 | ESD-Protection Array | N |
|
DRL|5 |
|
|
|
TPD4E002DRL2 | Quad 11-pF, 5.5-V, ±15-kV ESD protection diode | Quad Low-Capacitance Array | N |
|
DRL|5 |
|
|
|
TPD4E002DRLR | Quad 11-pF, 5.5-V, ±15-kV ESD protection diode | Quad Low-Capacitance Array | N |
|
DRL|5 |
|
|
|
V62/12627-01XE | Enhanced product, single, 36-V, 1.2-MHz, low-power operational amplifier | N |
|
DRL|5 | - |
|
|