Product details

Technology family HCT Function Digital Multiplexer Configuration 8:1 Number of channels 1 Operating temperature range (°C) -55 to 125 Rating Catalog
Technology family HCT Function Digital Multiplexer Configuration 8:1 Number of channels 1 Operating temperature range (°C) -55 to 125 Rating Catalog
  • Edge-Triggered Data Flip-Flops
    • Transparent Select Latches
  • Buffered Inputs
  • 3-State Complementary Outputs
  • Bus Line Driving Capability
  • Typical Propagation Delay: VCC= 5V, CL = 15pF, TA = 25°C
    • Clock to Output = 22ns
  • Fanout (Over Temperature Range)
    • Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il 1µA at VOL, VOH

  • Edge-Triggered Data Flip-Flops
    • Transparent Select Latches
  • Buffered Inputs
  • 3-State Complementary Outputs
  • Bus Line Driving Capability
  • Typical Propagation Delay: VCC= 5V, CL = 15pF, TA = 25°C
    • Clock to Output = 22ns
  • Fanout (Over Temperature Range)
    • Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • 4.5V to 5.5V Operation
  • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
  • CMOS Input Compatibility, Il 1µA at VOL, VOH

The CD74HCT356 consists of data selectors/multiplexers that select one of eight sources. The data select bits (S0, S1, and S2) are stored in transparent latches that are enabled by a low latch enable input (LE\).

The data is stored in edge-triggered flip-flops that are triggered by a low-to-high clock transition.

In both types the 3-state outputs are controlled by three output-enable inputs (OE1\, OE2\, and OE3).

The CD74HCT356 consists of data selectors/multiplexers that select one of eight sources. The data select bits (S0, S1, and S2) are stored in transparent latches that are enabled by a low latch enable input (LE\).

The data is stored in edge-triggered flip-flops that are triggered by a low-to-high clock transition.

In both types the 3-state outputs are controlled by three output-enable inputs (OE1\, OE2\, and OE3).

Download

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device
CD74HCT251 ACTIVE High Speed CMOS Logic 8-Input Multiplexer, 3-State Voltage range (4.5V to 5.5V), average drive strength (4mA), average propagation delay (22ns)

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet CD74HCT356 datasheet (Rev. A) 08 May 2003

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos