Packaging information
| Package | Pins CDIP (J) | 16 |
| Operating temperature range (°C) -55 to 125 |
| Package qty | Carrier 25 | TUBE |
Features for the SN54LS137
- Combines Decoder and 3-Bit Address Latch
- Incorporates 2 Enable Inputs to Simplify Cascading
- Low Power Dissipation … 65 mW Typ
Description for the SN54LS137
The 'LS137 is a three-line to eight-line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input (GL\) is low, the 'LS137 acts as a decoder/demultiplexer. When GL\ goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as GL\ remains high. The output enable controls, G1 and G\2, control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are high unless G1 is high and G\2 is low. The 'LS137 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.