SN74AHC1G00

Name: SN74AHC1G00
Brand: TI
SKU: SN74AHC1G00
Price: 0.022 USD

ACTIVE

Single 2-input, 2-V to 5.5-V NAND gate

Order now

Data sheet

document-pdfAcrobat SN74AHC1G00 Single 2-Input Positive-NAND Gate datasheet (Rev. Q) PDF | HTML

SN74AHC1G00

ACTIVE

Data sheet

Order now

Product details

Technology family

AHC

Supply voltage (min) (V)

Supply voltage (max) (V)

5.5

Number of channels

Inputs per channel

IOL (max) (mA)

IOH (max) (mA)

-8

Input type

Standard CMOS

Output type

Push-Pull

Features

Over-voltage tolerant inputs, Very high speed (tpd 5-10ns)

Data rate (max) (Mbps)

110

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Technology family

AHC

Supply voltage (min) (V)

Supply voltage (max) (V)

5.5

Number of channels

Inputs per channel

IOL (max) (mA)

IOH (max) (mA)

-8

Input type

Standard CMOS

Output type

Push-Pull

Features

Over-voltage tolerant inputs, Very high speed (tpd 5-10ns)

Data rate (max) (Mbps)

110

Rating

Catalog

Operating temperature range (°C)

-40 to 125

SOT-23 (DBV)

8.12 mm² 2.9 x 2.8

SOT-5X3 (DRL)

2.56 mm² 1.6 x 1.6

SOT-SC70 (DCK)

4.2 mm² 2 x 2.1

Operating range: 2 V to 5.5 V
Maximum tpd of 6.5 ns at 5 V
Low power consumption: maximum ICC of 10 µA
±8-mA output drive at 5 V
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall time
Latch-up performance exceeds 250 mA per JESD 17

Operating range: 2 V to 5.5 V
Maximum tpd of 6.5 ns at 5 V
Low power consumption: maximum ICC of 10 µA
±8-mA output drive at 5 V
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall time
Latch-up performance exceeds 250 mA per JESD 17

The SN74AHC1G00 performs the Boolean function Y = A • B or Y = A + B in positive logic.

filter

Find other NAND gates

Download View video with transcript Video

Technical documentation

star

=Top documentation for this product selected by TI

No results found. Please clear your search and try again.

View all 20

	Type	Title		Date
*	Data sheet	SN74AHC1G00 Single 2-Input Positive-NAND Gate datasheet (Rev. Q)	PDF \| HTML	31 Jan 2024
	Application note	Implications of Slow or Floating CMOS Inputs (Rev. E)		26 Jul 2021
	Selection guide	Little Logic Guide 2018 (Rev. G)		06 Jul 2018
	Selection guide	Logic Guide (Rev. AB)		12 Jun 2017
	Application note	How to Select Little Logic (Rev. A)		26 Jul 2016
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)		02 Dec 2015
	User guide	LOGIC Pocket Data Book (Rev. B)		16 Jan 2007
	Product overview	Design Summary for WCSP Little Logic (Rev. B)		04 Nov 2004
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection		08 Jul 2004
	Application note	Selecting the Right Level Translation Solution (Rev. A)		22 Jun 2004
	Application note	Advanced High-Speed CMOS (AHC) Logic Family (Rev. C)		02 Dec 2002
	Application note	Texas Instruments Little Logic Application Report		01 Nov 2002
	Application note	TI IBIS File Creation, Validation, and Distribution Processes		29 Aug 2002
	Design guide	AHC/AHCT Designer's Guide February 2000 (Rev. D)		24 Feb 2000
	Application note	Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)		08 Sep 1999
	Product overview	Military Advanced High-Speed CMOS Logic (AHC/AHCT) (Rev. C)		01 Apr 1998
	Application note	Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices		01 Dec 1997
	Application note	Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)		01 Aug 1997
	Application note	CMOS Power Consumption and CPD Calculation (Rev. B)		01 Jun 1997
	Application note	Live Insertion		01 Oct 1996