Home Logic & voltage translation Logic gates XOR (exclusive OR) gates
Home
Logic & voltage translation
Logic gates
XOR (exclusive OR) gates

SN74HCS86-Q1

ACTIVE

Automotive 4-ch, 2-input, 2-V to 6-V low power XOR (exclusive OR) gates with Schmitt-Trigger inputs

Order now
Data sheet

SN74HCS86-Q1

ACTIVE
Data sheet Order now

Product details

Technology family HCS Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Number of channels 4 Inputs per channel 2 IOL (max) (mA) 7.8 Input type Schmitt-Trigger IOH (max) (mA) -7.8 Output type Push-Pull Features High speed (tpd 10- 50ns) Data rate (max) (Mbps) 130 Rating Automotive Operating temperature range (°C) -40 to 125
Technology family HCS Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Number of channels 4 Inputs per channel 2 IOL (max) (mA) 7.8 Input type Schmitt-Trigger IOH (max) (mA) -7.8 Output type Push-Pull Features High speed (tpd 10- 50ns) Data rate (max) (Mbps) 130 Rating Automotive Operating temperature range (°C) -40 to 125
SOIC (D) 14 51.9 mm² 8.65 x 6 TSSOP (PW) 14 32 mm² 5 x 6.4 WQFN (BQA) 14 7.5 mm² 3 x 2.5
  • AEC-Q100 Qualified for automotive applications:
    • Device temperature grade 1: –40°C to +125°C, TA
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classifcation Level C6
  • Wide operating voltage range: 2 V to 6 V
  • Schmitt-trigger inputs allow for slow or noisy input signals
  • Low power consumption
    • Typical ICC of 100 nA
    • Typical input leakage current of ±100 nA
  • ±7.8-mA output drive at 6 V
  • AEC-Q100 Qualified for automotive applications:
    • Device temperature grade 1: –40°C to +125°C, TA
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classifcation Level C6
  • Wide operating voltage range: 2 V to 6 V
  • Schmitt-trigger inputs allow for slow or noisy input signals
  • Low power consumption
    • Typical ICC of 100 nA
    • Typical input leakage current of ±100 nA
  • ±7.8-mA output drive at 6 V

This device contains four independent 2-input XOR Gates with Schmitt-trigger inputs. Each gate performs the Boolean function Y = A ⊕ B in positive logic.

This device contains four independent 2-input XOR Gates with Schmitt-trigger inputs. Each gate performs the Boolean function Y = A ⊕ B in positive logic.
filter Find other XOR (exclusive OR) gates
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
SN74LVC86A-Q1 ACTIVE Automotive, 4-channel 2-input 2V to 3.6V XOR (exclusive OR) gates Larger voltage range (1.65V to 5.5V), shorter average propagation delay (5.5ns), higher average drive strength (24mA)

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet SN74HCS86-Q1 Automotive Quadruple 2-Input XOR Gates with Schmitt-Trigger Inputs datasheet (Rev. C) 22 Mar 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Not available on TI.com
Evaluation board

14-24-NL-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin non-leaded packages

14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.

User guide: PDF | HTML
Not available on TI.com
Simulation model

SN74HCS86-Q1 Behavioral SPICE Model

SCLM140.ZIP (7 KB) - PSpice Model
Download
Simulation model

SN74HCS86-Q1 IBIS Model (Rev. A)

SCLM124A.ZIP (51 KB) - IBIS Model
Download
Reference designs

TIDA-020069 — Automotive high-voltage interlock loop (HVIL) reference design

This reference design demonstrates how to design a high-voltage interlock loop (HVIL), which operates as the safety circuitry regarding battery connections to high voltages cables in electric vehicles. This design uses a combinations of ampliifers, comparators, LDO, and logic gates to offer both (...)
Design guide: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
WQFN (BQA) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos