The TPS53685 is a fully AMD SVI3 compliant step-down controller with trans-inductor voltage regulator (TLVR) topology support, dual channels, built-in non-volatile memory (NVM), PMBus™ interface, and full compatible with TI NexFET™ smart power stages. Advanced control features such as D-CAP+™ architecture with undershoot reduction (USR) provide fast transient response and good current sharing, minimizing output capacitance requirements. The device also provides a novel phase interleaving strategy and dynamic phase shedding for efficiency improvements at different loads. Adjustable control of VCORE slew rate and voltage positioning work with the AMD SVI3 features. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the systems. All programmable parameters can be configured by the PMBus interface and can be stored in NVM as the new default values to minimize the external component count.
The TPS53685 device is offered in a thermally enhanced 40-pin QFN packaged and is rated to operate from –40°C to 125°C.
The full data sheet and other information are available. Request now
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | TPS53685 Dual-Channel (N + M ≤ 8 phase) D-CAP+, Step-Down, Multiphase Controller with AMD-SVI3 and PMBus Interfaces datasheet | PDF | HTML | 31 May 2022 |
For additional terms or required resources, click any title below to view the detail page where available.
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| WQFN (RSB) | 40 | Ultra Librarian |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.