Peak inductor current limit up to 4.5A
Programmable input average current limit range: 0.1A to 3A
The TPS61376 is a high voltage non-synchronous boost converter with input average current limit and true load disconnect functions. The input average current limit threshold can be programmed through the ILIM pin from 0.1A to 3.0A. The isolation FET between the VP and SW pin will completely cut off the path between input and output when the device is disabled. The TPS61376 has a wide input voltage range from 2.9V to 23V and output voltage covers up to 25V.
The TPS61376 implements the peak current mode with the adaptive off-time control topology. The device works in PWM mode at moderate to heavy loads. At the light load conditions, the device enters PFM mode to maintain high efficiency over the entire load current range.
The TPS61376 also integrates robust protection features including output overvoltage protection, cycle-by-cycle overcurrent protection and thermal shutdown.
The TPS61376 offers a very small solution size with a 2.5mm × 2.0mm HotRod™ Lite VQFN package.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | TPS61376 23VIN , 25VOUT , 4.5A, Boost Converter with up to ±2.5% Accuracy Input Average Current Limit and True Load Disconnection datasheet (Rev. B) | PDF | HTML | 11 Aug 2023 |
| Application note | 평균 입력 전류 제한을 지원하는 부스트 컨버터는 바코드 스캐너 설계를 간소화 | PDF | HTML | 19 Sep 2023 | |
| EVM User's guide | TPS61376 Evaluation Module User's Guide (Rev. B) | PDF | HTML | 03 Mar 2023 | |
| Application note | High-Precision Input Average Current Limit Boost Converter, Facilitating More In | PDF | HTML | 07 Nov 2022 | |
| Certificate | TPS61376EVM-NSYNC EU RoHS Declaration of Comformity (DoC) | 19 Jan 2022 |
For additional terms or required resources, click any title below to view the detail page where available.
The TPS61376 is a high voltage non-synchronous boost converter integrated 25-V, 4.5-A switch, operating from 2.9-V to 25-V input. Load-disconnect and input DC current limit functions can be achieved by connecting the high side N channel FET in between the VP and SW pin in a non-synchronous (...)
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| VQFN-HR (RYH) | 13 | Ultra Librarian |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.