The TVS0701 device shunts up to 30 A of IEC 61000-4-5 fault current to protect systems from high-power transients or lightning strikes. The device survives the common industrial signal line EMC requirement of 1-kV IEC 61000-4-5 open circuit voltage coupled through a 42-Ω impedance. The TVS0701 uses a feedback mechanism to ensure precise flat clamping during a fault, keeping system exposure lower than traditional TVS diodes. The tight voltage regulation allows designers to confidently select system components with a lower voltage tolerance, lowering system costs and complexity without sacrificing robustness. The TVS0701 has a ±7-V operating range to enable operation in systems that require protection against reverse wiring conditions.
In addition, the TVS0701 is available in a small SON footprint designed for space constrained applications, offering a significant size reduction compared to standard SMA and SMB packages. Low device leakage and capacitance ensure a minimal effect on the protected line. To ensure robust protection over the lifetime of the product, TI tests the TVS0701 against 5000 repetitive surge strikes at 125°C with no shift in device performance.
The TVS0701 is part of TI’s Flat-Clamp family of surge devices. For a deeper look at the Flat-Clamp family, refer to the Flat-Clamp Surge Protection Technology for Efficient System Protection white paper.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | TVS0701 7-V Bidirectional Flat-Clamp Surge Protection Device datasheet (Rev. A) | PDF | HTML | 07 Dec 2018 |
| Application note | ESD Packaging and Layout Guide (Rev. B) | PDF | HTML | 18 Aug 2022 | |
| Application brief | Protecting I/O modules from surge events | 04 Feb 2019 | ||
| Application brief | TVS Surge Rating: Power vs. Current | 12 Nov 2018 | ||
| White paper | Demystifying surge protection | 06 Nov 2018 | ||
| User guide | Flat Clamp TVS Evaluation Module—Adaptor Boards | 10 Sep 2018 | ||
| Application note | How to select a Surge Diode | 29 Aug 2018 | ||
| Analog Design Journal | Design Considerations for System-Level ESD Circuit Protection | 25 Sep 2012 |
For additional terms or required resources, click any title below to view the detail page where available.
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| VSON (DRB) | 8 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.