Home Data converters Integrated & special-function data converters CCD & CIS imaging AFEs
Home
Data converters
Integrated & special-function data converters
CCD & CIS imaging AFEs

VSP5621

ACTIVE

16 bit, 50MSPS Four Channel, CCD/CMOS Sensor Analog Front End with LED Driver

Order now
Data sheet

VSP5621

ACTIVE
Data sheet Order now

Product details

Resolution (Bits) 16 Number of channels 4 Sample rate (Msps) 50 Gain (min) (dB) -6 Gain (max) (dB) 17 Pd (typ) (mW) 406 Supply voltage (max) (V) 3.3 Operating temperature range (°C) 0 to 85 Output data format CMOS Selectable, Standard LVDS Rating Catalog
Resolution (Bits) 16 Number of channels 4 Sample rate (Msps) 50 Gain (min) (dB) -6 Gain (max) (dB) 17 Pd (typ) (mW) 406 Supply voltage (max) (V) 3.3 Operating temperature range (°C) 0 to 85 Output data format CMOS Selectable, Standard LVDS Rating Catalog
VQFN (RSL) 48 36 mm² 6 x 6
  • Four-Channel CCD/CMOS Signal: 2-Channel,
    3-Channel, and 4-Channel Selectable
  • Power Supply: 3.3 V Only, Typ
    (Built-in LDO, 3.3 V to 1.8 V)
  • Maximum Conversion Rate:
    • VSP5620: 35 MSPS
    • VSP5621: 50 MSPS
    • VSP5622: 70 MSPS
  • 16-Bit Resolution
  • CDS/SH Selectable
  • Maximum Input Signal Range: 2.0 V
  • Analog and Digital Hybrid Gain:
    • Analog Gain: 0.5 V/V to 3.5 V/V in
      3/64-V/V Steps
    • Digital Gain: 1 V/V to 2 V/V in
      1/256-V/V Steps
  • Offset Correction DAC: ±250 mV, 8-Bit
  • Standard LVDS/CMOS Selectable Output:
    • LVDS:
      • Data Channel: 2-Channel
      • Clock Channel: 1-Channel
      • 8-Bit/7-Bit Serializer Selectable
    • CMOS: 4 Bits × 4
  • Timing Generator
    • Fast Transfer Clock: One Signal
    • Slow Transfer Clock: One Signal
  • LED Driver: Three Channels
    • Current: 60-mA/Channel Max,
      16-Steps/Channel
  • Timing Adjustment Resolution: tMCLK/48
  • Input Clamp/Input Reference Level Internal/
    External Selectable
  • Reference DAC: 0.5 V, 1.1 V, 1.5 V, 2 V
  • SPI: Three-Wire Serial
  • GPIO: Four-Port
  • Power (at 4-channel, LVDS, 3.3 V, without LED Driver):
    • VSP5620: 320 mW at 35 MSPS
    • VSP5621: 406 mW at 50 MSPS
    • VSP5622: 523 mW at 70 MSPS
  • Four-Channel CCD/CMOS Signal: 2-Channel,
    3-Channel, and 4-Channel Selectable
  • Power Supply: 3.3 V Only, Typ
    (Built-in LDO, 3.3 V to 1.8 V)
  • Maximum Conversion Rate:
    • VSP5620: 35 MSPS
    • VSP5621: 50 MSPS
    • VSP5622: 70 MSPS
  • 16-Bit Resolution
  • CDS/SH Selectable
  • Maximum Input Signal Range: 2.0 V
  • Analog and Digital Hybrid Gain:
    • Analog Gain: 0.5 V/V to 3.5 V/V in
      3/64-V/V Steps
    • Digital Gain: 1 V/V to 2 V/V in
      1/256-V/V Steps
  • Offset Correction DAC: ±250 mV, 8-Bit
  • Standard LVDS/CMOS Selectable Output:
    • LVDS:
      • Data Channel: 2-Channel
      • Clock Channel: 1-Channel
      • 8-Bit/7-Bit Serializer Selectable
    • CMOS: 4 Bits × 4
  • Timing Generator
    • Fast Transfer Clock: One Signal
    • Slow Transfer Clock: One Signal
  • LED Driver: Three Channels
    • Current: 60-mA/Channel Max,
      16-Steps/Channel
  • Timing Adjustment Resolution: tMCLK/48
  • Input Clamp/Input Reference Level Internal/
    External Selectable
  • Reference DAC: 0.5 V, 1.1 V, 1.5 V, 2 V
  • SPI: Three-Wire Serial
  • GPIO: Four-Port
  • Power (at 4-channel, LVDS, 3.3 V, without LED Driver):
    • VSP5620: 320 mW at 35 MSPS
    • VSP5621: 406 mW at 50 MSPS
    • VSP5622: 523 mW at 70 MSPS

The VSP5620/21/22 are high-speed, high-performance, 16-bit analog-to-digital-converters (ADCs) that have four independent sampling circuit channels for multi-output charge-coupled device (CCD) and complementary metal oxide semiconductor (CMOS) line sensors. Pixel data from the sensor are sampled by the sample/hold (SH) or correlated double sampler (CDS) circuit, and are then converted to digital data by an ADC. Data output is selectable in low-voltage differential signaling (LVDS) or CMOS modes.

The VSP5620/21/22 include a programmable gain to support the pixel level inflection caused by luminance and a built-in light-emitting diode (LED) driver to adjust the brightness. The integrated digital-to-analog-converter (DAC) can be used to adjust the offset level for the analog input signal. Furthermore, the timing generator (TG) is integrated in these devices for the control of sensor operation.

The VSP5620/21/22 use 1.65 V to 1.95 V for the core voltage and 3.0 V to 3.6 V for I/Os. The core voltage is supplied by a built-in low-dropout regulator (LDO).

The VSP5620/21/22 are high-speed, high-performance, 16-bit analog-to-digital-converters (ADCs) that have four independent sampling circuit channels for multi-output charge-coupled device (CCD) and complementary metal oxide semiconductor (CMOS) line sensors. Pixel data from the sensor are sampled by the sample/hold (SH) or correlated double sampler (CDS) circuit, and are then converted to digital data by an ADC. Data output is selectable in low-voltage differential signaling (LVDS) or CMOS modes.

The VSP5620/21/22 include a programmable gain to support the pixel level inflection caused by luminance and a built-in light-emitting diode (LED) driver to adjust the brightness. The integrated digital-to-analog-converter (DAC) can be used to adjust the offset level for the analog input signal. Furthermore, the timing generator (TG) is integrated in these devices for the control of sensor operation.

The VSP5620/21/22 use 1.65 V to 1.95 V for the core voltage and 3.0 V to 3.6 V for I/Os. The core voltage is supplied by a built-in low-dropout regulator (LDO).
filter Find other CCD & CIS imaging AFEs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet 16-Bit, 4-Channel, CCD/CMOS Sensor AFE with LED Driver datasheet (Rev. A) 22 May 2014

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
VQFN (RSL) 48 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos