홈 인터페이스 LVDS, M-LVDS 및 PECL
홈
인터페이스
LVDS, M-LVDS 및 PECL

SN65MLVD129

활성

듀얼 1:4 LVTTL-M-LVDS 리피터

지금 주문
데이터 시트

SN65MLVD129

활성
데이터 시트 지금 주문

제품 상세 정보

Function Driver, Repeater, Translator Protocols M-LVDS Number of transmitters 8 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (Mbps) 250 Input signal LVTTL Output signal M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver, Repeater, Translator Protocols M-LVDS Number of transmitters 8 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (Mbps) 250 Input signal LVTTL Output signal M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (DGG) 48 101.25 mm² 12.5 x 8.1
  • LVTTL Receiver and Eight Line Drivers Configured as an 8-Port M-LVDS Repeater—SN65MLVD128
  • 2 LVTTL Receivers and Eight Line Drivers Configured as Dual 4-Port M-LVDS Repeaters—SN65MLVD129
  • Drivers Meet or Exceed the M-LVDS Standard (TIA/EIA-899)
  • Low-Voltage Differential 30- Line Drivers for Data Rates¹ Up to 250 Mbps or Clock Frequencies Up to 125 MHz
  • Power Up/Down Glitch Free
  • Controlled Driver Output Voltage Transition Times for Improved Signal Quality
  • Bus Pins High Impedance When Disabled or VCC ≤ 1.5 V
  • Independent Enables for each Driver
  • Output-to-Ouput Skew tsk(o) ≤ 160 ps
       Part-to-Part Skew tsk(pp) ≤ 800 ps
  • Single 3.3-V Voltage Supply
  • Bus Pin ESD Protection Exceeds 9 kV
  • Packaged in 48-Pin TSSOP (DGG)
  • APPLICATIONS
    • AdvancedTCA™ (ATCA™) Clock Bus Driver
    • Clock Distribution
    • Data and Clock Repeating Over Backplanes and Cables
    • Cellular Base Stations
    • Central Office Switches
    • Network Switches and Routers

¹The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.
  • LVTTL Receiver and Eight Line Drivers Configured as an 8-Port M-LVDS Repeater—SN65MLVD128
  • 2 LVTTL Receivers and Eight Line Drivers Configured as Dual 4-Port M-LVDS Repeaters—SN65MLVD129
  • Drivers Meet or Exceed the M-LVDS Standard (TIA/EIA-899)
  • Low-Voltage Differential 30- Line Drivers for Data Rates¹ Up to 250 Mbps or Clock Frequencies Up to 125 MHz
  • Power Up/Down Glitch Free
  • Controlled Driver Output Voltage Transition Times for Improved Signal Quality
  • Bus Pins High Impedance When Disabled or VCC ≤ 1.5 V
  • Independent Enables for each Driver
  • Output-to-Ouput Skew tsk(o) ≤ 160 ps
       Part-to-Part Skew tsk(pp) ≤ 800 ps
  • Single 3.3-V Voltage Supply
  • Bus Pin ESD Protection Exceeds 9 kV
  • Packaged in 48-Pin TSSOP (DGG)
  • APPLICATIONS
    • AdvancedTCA™ (ATCA™) Clock Bus Driver
    • Clock Distribution
    • Data and Clock Repeating Over Backplanes and Cables
    • Cellular Base Stations
    • Central Office Switches
    • Network Switches and Routers

¹The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.

The SN65MLVD128 and SN65MLVD129 are LVTTL-to-M.LVDS translators/repeaters. Outputs comply with the M.LVDS standard (TIA/EIA-899) and are optimized for data rates up to 250 Mbps, and clock frequencies up to 125 MHz. The driver outputs have been designed to support multipoint buses presenting loads as low as 30 and incorporates controlled transition times for backbone operation.

M-LVDS compliant devices allow for 32 nodes on a common bus, providing a high-speed replacement for RS-485 devices when lower common-mode voltage range and lower output signaling levels are acceptable. The SN65MLVD128 and SN65MLVD129 provide separate driver enables, allowing for independent control of each output signal.

Intended applications for these devices include transmission of clock signals from a central clock module, as well as translation and buffering of data or control signals for transmission through a controlled impedance backplane or cable.

The SN65MLVD128 and SN65MLVD129 are LVTTL-to-M.LVDS translators/repeaters. Outputs comply with the M.LVDS standard (TIA/EIA-899) and are optimized for data rates up to 250 Mbps, and clock frequencies up to 125 MHz. The driver outputs have been designed to support multipoint buses presenting loads as low as 30 and incorporates controlled transition times for backbone operation.

M-LVDS compliant devices allow for 32 nodes on a common bus, providing a high-speed replacement for RS-485 devices when lower common-mode voltage range and lower output signaling levels are acceptable. The SN65MLVD128 and SN65MLVD129 provide separate driver enables, allowing for independent control of each output signal.

Intended applications for these devices include transmission of clock signals from a central clock module, as well as translation and buffering of data or control signals for transmission through a controlled impedance backplane or cable.
filter 기타 LVDS, M-LVDS 및 PECL 찾기
다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
4개 모두 보기
유형 직함 날짜
* Data sheet SN65MLVD128/129 - 1:8 LVTTL to M-LVDS Repeater, Dual 1:4 LVTTL to M-LVDS Repeate datasheet 2003/09/04
Application note An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 2023/06/22
Application brief How Far, How Fast Can You Operate MLVDS? 2018/08/06
Application note SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 2001/11/20

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

SN65MLVD129 IBIS Model

SLLC207.ZIP (8 KB) - IBIS Model
다운로드
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
요청
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
View Options
패키지 핀 CAD 기호, 풋프린트 및 3D 모델
TSSOP (DGG) 48 Ultra Librarian
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상