TPS3510
- Overvoltage Protection and Lockout for 12 V, 5 V, 3.3 V
- Undervoltage Protection and Lockout for 5 V and 3.3 V
- Fault Protection Output With Open-Drain Output Stage
- Open-Drain Power Good Output Signal for Power Good Input, 3.3 V and 5 V
- Power Good Delay; 300-ms TPS3510, 150-ms TPS3511
- 75-ms Delay for 5-V and 3.3-V Power Supply Short-Circuit Turnon Protection
- 2.3-ms (PSON)\ Control to (FPO)\ Turnoff Delay
- 38-ms (PSON)\ Control Debounce
- 73-µs Width Noise Deglitches
- Wide Supply Voltage Range From 4 V to 15 V
The TPS3510/1 is designed to minimize external components of personal-computer switching power supply systems. It provides protection circuits, power good indicator, fault protection output (FPO)\ and (PSON)\ control.
Overvoltage protection (OVP) monitors 3.3 V, 5 V, and 12 V (12-V signal detects via VDD pin). Undervoltage protection (UVP) monitors 3.3 V and 5 V. When an OV or UV condition is detected, the power good output (PGO) is set to low and (FPO)\ is latched high. (PSON)\ from low to high resets the protection latch. UVP function is enabled 75 ms after (PSON)\ is set low and debounced. Furthermore, there is a 2.3-ms delay (and an additional 38-ms debounce) at turnoff. There is no delay during turnon.
Power good feature monitors PGI, 3.3 V and 5 V and issues a power good signal when the output is ready.
The TPS3510/1 is characterized for operation from 40°C to 85°C.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | TPS3510, TPS3511: PC Power Supply Supervisors datasheet (Rev. A) | 2002/12/17 | |
Selection guide | Voltage Supervisors (Reset ICs) Quick Reference Guide (Rev. H) | 2020/02/28 | ||
E-book | Voltage Supervisor and Reset ICs: Tips, Tricks and Basics | 2019/06/28 | ||
Selection guide | Power Management Guide 2018 (Rev. R) | 2018/06/25 | ||
Application note | Choosing an Appropriate Pull-up/Pull-down Resistor for Open Drain Outputs | 2011/09/19 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
PDIP (P) | 8 | Ultra Librarian |
SOIC (D) | 8 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치