Home Logic & voltage translation Logic gates NAND gates
Home
Logic & voltage translation
Logic gates
NAND gates

SN54HC132

ACTIVE

Military 4-ch, 4-input, 2-V to 6-V 5.2 mA drive strength NAND gate with Schmitt-Trigger inputs

Order now
Data sheet

SN54HC132

ACTIVE
Data sheet Order now

Product details

Technology family HC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Number of channels 4 Inputs per channel 4 IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Input type Schmitt-Trigger Output type Push-Pull Features High speed (tpd 10- 50ns) Data rate (max) (Mbps) 28 Rating Military Operating temperature range (°C) -55 to 125
Technology family HC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Number of channels 4 Inputs per channel 4 IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Input type Schmitt-Trigger Output type Push-Pull Features High speed (tpd 10- 50ns) Data rate (max) (Mbps) 28 Rating Military Operating temperature range (°C) -55 to 125
CDIP (J) 14 130.4652 mm² 19.56 x 6.67 CFP (W) 14 58.023 mm² 9.21 x 6.3 LCCC (FK) 20 79.0321 mm² 8.89 x 8.89
  • Buffered inputs
  • Wide operating temperature range: –40°C to +85°C
  • Supports fanout up to 10 LSTTL loads
  • Significant power reduction compared to LSTTL logic ICs
  • Buffered inputs
  • Wide operating temperature range: –40°C to +85°C
  • Supports fanout up to 10 LSTTL loads
  • Significant power reduction compared to LSTTL logic ICs

This device contains four independent 2-input NAND gates. Each gate performs the Boolean function Y = A ● B in positive logic.

This device contains four independent 2-input NAND gates. Each gate performs the Boolean function Y = A ● B in positive logic.
filter Find other NAND gates
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 15
Type Title Date
* Data sheet SNx4HC132 Quadruple 2-Input NAND Gates with Schmitt-Trigger Inputs datasheet (Rev. H) 15 Jan 2021
* SMD SN54HC132 SMD 5962-89845 21 Jun 2016
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 26 Jul 2021
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
User guide Signal Switch Data Book (Rev. A) 14 Nov 2003
Application note TI IBIS File Creation, Validation, and Distribution Processes 29 Aug 2002
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 01 Jun 1997
Application note Designing With Logic (Rev. C) 01 Jun 1997
Application note Input and Output Characteristics of Digital Integrated Circuits 01 Oct 1996
Application note Live Insertion 01 Oct 1996
Application note SN54/74HCT CMOS Logic Family Applications and Restrictions 01 May 1996
Application note Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc 01 Apr 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins CAD symbols, footprints & 3D models
CDIP (J) 14 Ultra Librarian
CFP (W) 14 Ultra Librarian
LCCC (FK) 20 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos