Home Logic & voltage translation Flip-flops, latches & registers D-type flip-flops
Home
Logic & voltage translation
Flip-flops, latches & registers
D-type flip-flops

SN54HC273-DIE

ACTIVE

Octal D-Type Flip Flops With - Clear, SN54HC273-DIE

Order now
Data sheet

SN54HC273-DIE

ACTIVE
Data sheet Order now

Product details

Technology family HC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Input type CMOS Output type CMOS IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Operating temperature range (°C) 25 to 25 Rating Space
Technology family HC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Input type CMOS Output type CMOS IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Operating temperature range (°C) 25 to 25 Rating Space
DIESALE (TD) — See data sheet
  • Wide Operating Voltage Range
  • Outputs Can Drive Up To 10 LSTTL Loads
  • Low Power Consumption
  • Typical tpd = 12 ns
  • Low Input Current
  • Contain Eight Flip-Flops With
    Single-Rail Outputs
  • Direct Clear Input
  • Applications Include:
    • Buffer/Storage Registers
    • Shift Registers
    • Pattern Generators
  • Wide Operating Voltage Range
  • Outputs Can Drive Up To 10 LSTTL Loads
  • Low Power Consumption
  • Typical tpd = 12 ns
  • Low Input Current
  • Contain Eight Flip-Flops With
    Single-Rail Outputs
  • Direct Clear Input
  • Applications Include:
    • Buffer/Storage Registers
    • Shift Registers
    • Pattern Generators

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.
filter Find other D-type flip-flops
Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet Rad-Tolerant Space Grade Die, Quadruple 2-Input Positive-AND Gate, SN54HC273-DIE datasheet 03 Jun 2013

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​