首頁 介面 乙太網路 IC 乙太網路重定時器、訊號調節器和多工器緩衝器

DS100MB201

現行

具等化功能的 10.3-Gbps 雙通道 2:1/1:2 多工器/緩衝器

產品詳細資料

Type Mux Buffer Number of channels 4 Input compatibility AC-coupling Speed (max) (Gbpp) 10.3125 Protocols 10G-SR/LR, Fibre Channel, General purpose, Infiniband, SAS/SATA, sRIO Operating temperature range (°C) -40 to 85
Type Mux Buffer Number of channels 4 Input compatibility AC-coupling Speed (max) (Gbpp) 10.3125 Protocols 10G-SR/LR, Fibre Channel, General purpose, Infiniband, SAS/SATA, sRIO Operating temperature range (°C) -40 to 85
WQFN (NJY) 54 55 mm² 10 x 5.5
  • Up to 10.3125 Gbps
  • Dual Lane 2:1 Mux, 1.2 Switch or Fanout
  • Adjustable Transmit Differential Output Voltage (VOD)
  • <0.3 UI of Residual DJ at 10.3125 Gbps with 10” FR4 trace
  • Adjustable Electrical IDLE Detect Threshold
  • Signal Conditioning Programmable through SMBus I/F
  • Single 2.5V Supply Operation
  • >6 kV HBM ESD Rating
  • 3.3V Tolerant SMBus Interface
  • High Speed Signal flow–thru Pinout
  • Package: 54-pin WQFN (10 mm x 5.5 mm)

All trademarks are the property of their respective owners.

  • Up to 10.3125 Gbps
  • Dual Lane 2:1 Mux, 1.2 Switch or Fanout
  • Adjustable Transmit Differential Output Voltage (VOD)
  • <0.3 UI of Residual DJ at 10.3125 Gbps with 10” FR4 trace
  • Adjustable Electrical IDLE Detect Threshold
  • Signal Conditioning Programmable through SMBus I/F
  • Single 2.5V Supply Operation
  • >6 kV HBM ESD Rating
  • 3.3V Tolerant SMBus Interface
  • High Speed Signal flow–thru Pinout
  • Package: 54-pin WQFN (10 mm x 5.5 mm)

All trademarks are the property of their respective owners.

The DS100MB201 is a dual lane 2:1 multiplexer and 1:2 switch or fan-out buffer with signal conditioning suitable for 10GE, Fibre Channel, Infiniband, SATA/SAS and other high-speed bus applications up to 10.31215 Gbps. The device performs receive equalization allowing maximum flexibility of physical placement within a system. The receiver's continuous time linear equalizer (CTLE) provides a boost to compensate for 10” of 4 mil FR4 stripline at 10.3125 Gbps. The DS100MB201 is capable of opening an input eye that is completely closed due to inter-symbol interference (ISI) induced by the interconnect medium. The transmitter features a programmable amplitude voltage levels to be selected from 600 mVp-p to 800 mVp-p. The signal conditioning settings are programmable with register control.

With a typical power consumption of 100 mW/channel at 10.3125 Gbps, and SMBus register control to turn-off unused lanes, the DS100MB201 is part of TI's PowerWise family of energy efficient devices.

The DS100MB201 is a dual lane 2:1 multiplexer and 1:2 switch or fan-out buffer with signal conditioning suitable for 10GE, Fibre Channel, Infiniband, SATA/SAS and other high-speed bus applications up to 10.31215 Gbps. The device performs receive equalization allowing maximum flexibility of physical placement within a system. The receiver's continuous time linear equalizer (CTLE) provides a boost to compensate for 10” of 4 mil FR4 stripline at 10.3125 Gbps. The DS100MB201 is capable of opening an input eye that is completely closed due to inter-symbol interference (ISI) induced by the interconnect medium. The transmitter features a programmable amplitude voltage levels to be selected from 600 mVp-p to 800 mVp-p. The signal conditioning settings are programmable with register control.

With a typical power consumption of 100 mW/channel at 10.3125 Gbps, and SMBus register control to turn-off unused lanes, the DS100MB201 is part of TI's PowerWise family of energy efficient devices.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet DS100MB201 Dual Lane 2:1/1:2 Mux/Buffer with Equalization datasheet (Rev. A) 2013年 4月 12日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (NJY) 54 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片