DS90C402

現行

雙低電壓差動訊號接收器

產品詳細資料

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 2 Supply voltage (V) 5 Signaling rate (Mbps) 155.5 Input signal LVDS Output signal TTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 2 Supply voltage (V) 5 Signaling rate (Mbps) 155.5 Input signal LVDS Output signal TTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Ultra Low Power Dissipation
  • Operates above 155.5 Mbps
  • Standard TIA/EIA-644
  • 8 Lead SOIC Package saves PCB space
  • VCM ±1V center around 1.2V
  • ±100 mV Receiver Sensitivity

All trademarks are the property of their respective owners.

  • Ultra Low Power Dissipation
  • Operates above 155.5 Mbps
  • Standard TIA/EIA-644
  • 8 Lead SOIC Package saves PCB space
  • VCM ±1V center around 1.2V
  • ±100 mV Receiver Sensitivity

All trademarks are the property of their respective owners.

The DS90C402 is a dual receiver device optimized for high data rate and low power applications. This device along with the DS90C401 provides a pair chip solution for a dual high speed point-to-point interface. The device is in a PCB space saving 8 lead small outline package. The receiver offers ±100 mV threshold sensitivity, in addition to common-mode noise protection.

The DS90C402 is a dual receiver device optimized for high data rate and low power applications. This device along with the DS90C401 provides a pair chip solution for a dual high speed point-to-point interface. The device is in a PCB space saving 8 lead small outline package. The receiver offers ±100 mV threshold sensitivity, in addition to common-mode noise protection.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
可直接投入的替代產品,相較於所比較的裝置,具備升級功能
DS90C401 現行 雙低電壓差動訊號驅動器 Companion dual LVDS driver

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet DS90C402 Dual Low Voltage Differential Signaling (LVDS) Receiver datasheet (Rev. C) 2013年 4月 22日
Application note Capacitive Touch Design Flow for MSP430™ MCUs With CapTIvate™ Technology (Rev. B) PDF | HTML 2019年 8月 14日
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 2018年 8月 3日
Application note An Overview of LVDS Technology 1998年 10月 5日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片