LMH0346

現行

具雙差動輸出的 3G HD/SD SDI 時脈重整器

產品詳細資料

Function Reclocker Supply voltage (V) 3.3 Power consumption (mW) 365 Data rate (max) (Mbps) 2970 Control interface Pin, SMBus Operating temperature range (°C) -40 to 85
Function Reclocker Supply voltage (V) 3.3 Power consumption (mW) 365 Data rate (max) (Mbps) 2970 Control interface Pin, SMBus Operating temperature range (°C) -40 to 85
HTSSOP (PWP) 20 41.6 mm² 6.5 x 6.4 WQFN (NHZ) 24 20 mm² 5 x 4
  • Supports SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) Serial Digital Video Standards
  • Supports 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps Serial Data Rate Operation
  • Supports DVB-ASI at 270 Mbps
  • Single 3.3V Supply Operation
  • 370 mW Typical Power Consumption
  • Two Differential, Reclocked Outputs
  • Choice of Second Reclocked Output or Low-Jitter, Differential, Data-Rate Clock Output
  • Single 27 MHz External Crystal or Reference Clock Input
  • Manual or Automatic Rate Select Input
  • SD/HD Operating Rate Indicator Output
  • Lock Detect Indicator Output
  • Output Mute Function for Data and Clock
  • Auto/Manual Reclocker Bypass
  • Differential LVPECL Compatible Serial Data Inputs and Outputs
  • LVCMOS Control Inputs and Indicator Outputs
  • 20-Pin HTSSOP or 24-Pin WQFN Package
  • Industrial Temperature Range: -40°C to +85°C
  • Footprint Compatible With the LMH0046 and LMH0026 (HTSSOP Package)

All trademarks are the property of their respective owners.

  • Supports SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) Serial Digital Video Standards
  • Supports 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps Serial Data Rate Operation
  • Supports DVB-ASI at 270 Mbps
  • Single 3.3V Supply Operation
  • 370 mW Typical Power Consumption
  • Two Differential, Reclocked Outputs
  • Choice of Second Reclocked Output or Low-Jitter, Differential, Data-Rate Clock Output
  • Single 27 MHz External Crystal or Reference Clock Input
  • Manual or Automatic Rate Select Input
  • SD/HD Operating Rate Indicator Output
  • Lock Detect Indicator Output
  • Output Mute Function for Data and Clock
  • Auto/Manual Reclocker Bypass
  • Differential LVPECL Compatible Serial Data Inputs and Outputs
  • LVCMOS Control Inputs and Indicator Outputs
  • 20-Pin HTSSOP or 24-Pin WQFN Package
  • Industrial Temperature Range: -40°C to +85°C
  • Footprint Compatible With the LMH0046 and LMH0026 (HTSSOP Package)

All trademarks are the property of their respective owners.

The LMH0346 3 Gbps HD/SD SDI Reclocker retimes serial digital video data conforming to the SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) standards. The LMH0346 operates at serial data rates of 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps. The LMH0346 supports DVB-ASI operation at 270 Mbps.

The LMH0346 automatically detects the incoming data rate and adjusts itself to retime the incoming data to suppress accumulated jitter. The LMH0346 recovers the serial data-rate clock and optionally provides it as an output. The LMH0346 has two differential serial data outputs; the second output may be selected as a low-jitter, data-rate clock output. Controls and indicators are: serial clock or second serial data output select, manual rate select input, SD/HD rate indicator output, lock detect output, auto/manual data bypass and output mute. The serial data inputs, outputs, and serial clock outputs are differential LVPECL compatible. The CML serial data and serial clock outputs are suitable for driving 100Ω differentially terminated networks. The control logic inputs and outputs are LVCMOS compatible.

The LMH0346 is powered from a single 3.3V supply. Power dissipation is typically 370 mW.

The device is available in two space-saving packages: a 6.5 X 4.4 mm 20-pin HTSSOP and an even more space–efficient 5 X 4 mm 24-pin WQFN package.

The LMH0346 3 Gbps HD/SD SDI Reclocker retimes serial digital video data conforming to the SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) standards. The LMH0346 operates at serial data rates of 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps. The LMH0346 supports DVB-ASI operation at 270 Mbps.

The LMH0346 automatically detects the incoming data rate and adjusts itself to retime the incoming data to suppress accumulated jitter. The LMH0346 recovers the serial data-rate clock and optionally provides it as an output. The LMH0346 has two differential serial data outputs; the second output may be selected as a low-jitter, data-rate clock output. Controls and indicators are: serial clock or second serial data output select, manual rate select input, SD/HD rate indicator output, lock detect output, auto/manual data bypass and output mute. The serial data inputs, outputs, and serial clock outputs are differential LVPECL compatible. The CML serial data and serial clock outputs are suitable for driving 100Ω differentially terminated networks. The control logic inputs and outputs are LVCMOS compatible.

The LMH0346 is powered from a single 3.3V supply. Power dissipation is typically 370 mW.

The device is available in two space-saving packages: a 6.5 X 4.4 mm 20-pin HTSSOP and an even more space–efficient 5 X 4 mm 24-pin WQFN package.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet LMH0346 3 Gbps HD/SD SDI Reclocker with Dual Differential Outputs datasheet (Rev. J) 2013年 4月 15日
Selection guide Broadcast and Professional Video Interface Solutions (Rev. E) 2017年 4月 5日
Application note AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) 2013年 4月 26日
Application note AN-1977 LMH0346 Customization with SMBus (Rev. A) 2013年 4月 26日
Application note AN-2004 Replacing the CLC016 Reclocker with the LMH0026 (Rev. A) 2013年 4月 26日
Application note AN-2145 Power Considerations for SDI Products (Rev. B) 2013年 4月 26日
Application note AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) 2013年 4月 26日
User guide SD3GDAEVK User Guide 2013年 4月 5日
User guide 3 Gbps HD SD SDI Reclocker with Dual Differential Outputs Eval Bd User Guide 2012年 1月 26日
Application note High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems 2009年 11月 12日
Application note Reference Clock Loop Through Application 2009年 1月 16日
Design guide Broadcast Video Owner's Manual 2006年 11月 17日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

配置圖

SD346EVK User Files

SNLC007.ZIP (891 KB)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
HTSSOP (PWP) 20 Ultra Librarian
WQFN (NHZ) 24 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片