產品詳細資料

Technology family LS Number of channels 2 Operating temperature range (°C) -55 to 125 Rating Military Supply current (max) (µA) 10000
Technology family LS Number of channels 2 Operating temperature range (°C) -55 to 125 Rating Military Supply current (max) (µA) 10000
CDIP (J) 16 135.3552 mm² 19.56 x 6.92
  • Applications:
    • Dual 2-to 4-Line Decoder
    • Dual 1-to 4-Line Demultiplexer
    • 3-to 8-Line Decoder
    • 1-to 8-Line Demultiplexer
  • Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words
  • Input Clamping Diodes Simplify System Design
  • Choice of Outputs:
    • Totem Pole ('155, 'LS155A)
    • Open-Collector ('156, 'LS156)

 

  • Applications:
    • Dual 2-to 4-Line Decoder
    • Dual 1-to 4-Line Demultiplexer
    • 3-to 8-Line Decoder
    • 1-to 8-Line Demultiplexer
  • Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words
  • Input Clamping Diodes Simplify System Design
  • Choice of Outputs:
    • Totem Pole ('155, 'LS155A)
    • Open-Collector ('156, 'LS156)

 

These monolithic transistor-transistor-logic (TTL) circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted at its outputs and data applied at 2C\ is not inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or 1-to-8-line demultiplexer without external gating. Input clamping diodes are provided on all of these circuits to minimize transmission-line effects and simplify system design.

 

These monolithic transistor-transistor-logic (TTL) circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted at its outputs and data applied at 2C\ is not inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or 1-to-8-line demultiplexer without external gating. Input clamping diodes are provided on all of these circuits to minimize transmission-line effects and simplify system design.

 

下載

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet Dual 2-Line To 4-Line Decoders/Demultiplexers datasheet 1988年 3月 1日

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​