SN65DSI85
- Implements MIPI D-PHY version 1.00.00 physical layer front-end and display serial interface (DSI) version 1.02.00
- Dual-channel DSI receiver configurable for one, two, three, or four D-PHY data lanes per channel operating up to 1 Gbps per lane
- Supports 18-bpp and 24-bpp DSI video packets with RGB666 and RGB888 formats
- Suitable for 60 fps WQXGA 2560 × 1600 resolution at 18-bpp and 24-bpp color, and WUXGA 1920 × 1200 resolution with 3D graphics at 60 fps (120 fps equivalent)
- MIPI® front-end configurable for single-channel or dual-channel DSI configurations
- FlatLink™ output configurable for single-link or dual-link LVDS
- Supports dual-channel DSI ODD or EVEN and LEFT or RIGHT operating modes
- Supports two single-channel DSI to two single-link LVDS operating mode
- LVDS output clock range of 25 MHz to 154 MHz in dual-link or single-link mode
- LVDS pixel clock may be sourced from free-running continuous D-PHY clock or external reference clock (REFCLK)
- 1.8-V main VCC power supply
- Low-power features include shutdown mode, reduced LVDS output voltage swing, common mode, and MIPI® ultra-low power state (ULPS) support
- LVDS channel swap, LVDS pin order reverse feature for ease of PCB routing
- ESD rating ±2 kV (HBM)
- Packaged in 64-pin 5 mm x 5 mm nFBGA (ZXH)
- Temperature range: –40°C to 85°C
The SN65DSI85 DSI to FlatLink bridge features a dual-channel MIPI D-PHY receiver front-end configuration with 4 lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 8 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data stream to a FlatLink compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Dual-Link LVDS, Single-Link LVDS, or two Single-Link LVDS interface(s) with four data lanes per link.
The SN65DSI85 is well suited for WQXGA (2560 × 1600) at 60 frames per second, as well as 3D Graphics at WUXGA and True HD (1920 × 1080) resolutions at an equivalent 120 fps with up to 24 bits-per-pixel. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.
Designed with industry-compliant interface technology, the SN65DSI85 is compatible with a wide range of micro-processors, and is designed with a range of power management features including low-swing LVDS outputs, and the MIPI® defined ultra-low power state (ULPS) support.
The SN65DSI85 is implemented in a small outline 5-mm × 5-mm nFBGA at 0.5-mm pitch package, and operates across a temperature range from –40°C to 85°C.
您可能會感興趣的類似產品
引腳對引腳且具備與所比較裝置相同的功能
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | SN65DSI85 MIPI® DSI Bridge to FlatLink LVDS Dual Channel DSI to Dual-Link LVDS datasheet (Rev. G) | 2020年 10月 1日 | |
Application note | Troubleshooting SN65DSI8x - Tips and Tricks | 2018年 8月 27日 | ||
EVM User's guide | SN65DSI83, SN65DSI84, and SN65DSI85 EVM User’s Manual and Implementation Guide | 2015年 11月 17日 | ||
Application note | SN65DSI83, SN65DSI84, and SN65DSI85 Hardware Implementation Guide (Rev. A) | 2013年 4月 11日 | ||
Application note | SN65DSI8x Video Configuration Guide and Configuration Tool Software Users Manual (Rev. B) | 2013年 4月 8日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
SN65DSI85EVM — SN65DSI85 雙通道 MIPI® DSI 轉 Dual-Link FlatLink™ LVDS 橋接評估模組
DSI-TUNER — 調諧器視訊配置軟體工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
NFBGA (ZXH) | 64 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。