產品詳細資料

Number of channels 2 Output type Push-Pull Propagation delay time (µs) 0.04 Vs (max) (V) 5.5 Vs (min) (V) 2.7 Rating Automotive Features Hysteresis Iq per channel (typ) (mA) 0.04 Vos (offset voltage at 25°C) (max) (mV) 5 Rail-to-rail In Operating temperature range (°C) -40 to 125 Input bias current (±) (max) (nA) 0.05 VICR (max) (V) 5.7 VICR (min) (V) -0.2
Number of channels 2 Output type Push-Pull Propagation delay time (µs) 0.04 Vs (max) (V) 5.5 Vs (min) (V) 2.7 Rating Automotive Features Hysteresis Iq per channel (typ) (mA) 0.04 Vos (offset voltage at 25°C) (max) (mV) 5 Rail-to-rail In Operating temperature range (°C) -40 to 125 Input bias current (±) (max) (nA) 0.05 VICR (max) (V) 5.7 VICR (min) (V) -0.2
VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Qualified for Automotive Applications
  • AEC Q100-Qualified With the Following Results
    • Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature
    • Device HBM ESD Classification Level 2 (TLV3201-Q1)
    • Device HBM ESD Classification Level 3A (TLV3202-Q1)
    • Device CDM ESD Classification Level C5
  • Low Propagation Delay: 40 ns
  • Low Quiescent Current:
    40 µA per Channel
  • Input Common-Mode Range Extends 200 mV Beyond Either Rail
  • Low Input Offset Voltage: 1 mV
  • Push-Pull Outputs
  • Supply Range: 2.7 V to 5.5 V
  • Small Packages:
    5-Pin SC70 and 8-Pin VSSOP
  • Qualified for Automotive Applications
  • AEC Q100-Qualified With the Following Results
    • Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature
    • Device HBM ESD Classification Level 2 (TLV3201-Q1)
    • Device HBM ESD Classification Level 3A (TLV3202-Q1)
    • Device CDM ESD Classification Level C5
  • Low Propagation Delay: 40 ns
  • Low Quiescent Current:
    40 µA per Channel
  • Input Common-Mode Range Extends 200 mV Beyond Either Rail
  • Low Input Offset Voltage: 1 mV
  • Push-Pull Outputs
  • Supply Range: 2.7 V to 5.5 V
  • Small Packages:
    5-Pin SC70 and 8-Pin VSSOP

The TLV3201-Q1 and TLV3202-Q1 are single and dual-channel comparators that offer the ultimate combination of high speed (40 ns) and low-power consumption (40 µA), both in extremely small packages with features such as rail-to-rail input, low offset voltage (1 mV), and large output drive current. The devices are also very easy to implement in a wide variety of applications where response time is critical.

The TLV320x-Q1 family is available in single (TLV3201-Q1) and dual (TLV3202-Q1) channel versions, both with push-pull outputs. The TLV3201-Q1 is available in the 5-pin SC70 package. The TLV3202-Q1 is available in the 8-pin VSSOP package. All devices are specified for operation across the expanded industrial temperature range of –40°C to +125°C.

The TLV3201-Q1 and TLV3202-Q1 are single and dual-channel comparators that offer the ultimate combination of high speed (40 ns) and low-power consumption (40 µA), both in extremely small packages with features such as rail-to-rail input, low offset voltage (1 mV), and large output drive current. The devices are also very easy to implement in a wide variety of applications where response time is critical.

The TLV320x-Q1 family is available in single (TLV3201-Q1) and dual (TLV3202-Q1) channel versions, both with push-pull outputs. The TLV3201-Q1 is available in the 5-pin SC70 package. The TLV3202-Q1 is available in the 8-pin VSSOP package. All devices are specified for operation across the expanded industrial temperature range of –40°C to +125°C.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet TLV320x-Q1 40-ns, Micropower, Push-Pull Output Automotive Comparators datasheet (Rev. A) PDF | HTML 2017年 12月 21日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

AMP-PDK-EVM — 放大器性能開發套件評估模組

放大器性能開發套件 (PDK) 是一款評估模組 (EVM) 套件,可測試通用運算放大器 (op amp) 參數,並與大多數運算放大器和比較器相容。EVM 套件提供主板和多個插槽式子卡選項,可滿足封裝需求,使工程師能夠快速評估和驗證裝置性能。

AMP-PDK-EVM 套件支援五種最熱門的業界標準封裝,包括:

  • D (SOIC-8 和 SOIC-14)
  • PW (TSSOP-14)
  • DGK (VSSOP-8)
  • DBV (SOT23-5 和 SOT23-6)
  • DCK (SC70-5 和 SC70-6)
使用指南: PDF | HTML
模擬型號

Pspice Model for TLV3202-Q1

SBOJ021.ZIP (71 KB) - Spice Model
模擬型號

TLV3201 PSpice Model

SBOMBT6.ZIP (65 KB) - PSpice Model
模擬型號

TLV3201 TINA-TI Spice Model (Rev. B)

SBOM757B.ZIP (9 KB) - TINA-TI Spice Model
模擬型號

TLV3202-Q1 TINA-TI Reference Design

SLOM505.TSC (13 KB) - TINA-TI Reference Design
設計工具

CIRCUIT060035 — 具有窗型比較器電路的雙向電流感測

此雙向電流感測解決方案採用電流感測放大器與高速雙比較器,並具備軌對軌輸入共模範圍,可在比較器輸出 (OUTA 和 OUTB) 處建立過電流 (OC) 警示訊號,如果輸入電流 (IG1) 高於 100 A 或降至 -35 A 以下。在此實作中,兩個過電流警示訊號都是高電位作動,因此當超過 100 A 或 -35 A 閾值時,比較器輸出將會變高。在兩個比較器上實作外部磁滯,因此當電流降低 10% (90 A 和 -31 A) 時,比較器輸出將回到邏輯低狀態。雖然下方電路將分流電阻器 R8 連接至接地,但相同的電路仍適用於高壓側電流感測,最高可達 INA 的共模電壓範圍。
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VSSOP (DGK) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片