首頁 電源管理 多通道 IC (PMIC)
首頁
電源管理
多通道 IC (PMIC)

TPS657120

現行

RF 前端電源管理 IC (PMIC)

立即訂購
產品規格表

TPS657120

現行
產品規格表 立即訂購

產品詳細資料

Processor supplier NVIDIA Processor name Tegra Regulated outputs (#) 5 Step-down DC/DC converter 3 Step-up DC/DC converter 0 LDO 2 Vin (min) (V) 2 Vin (max) (V) 5.5 Vout (min) (V) 0.8 Vout (max) (V) 3.6 Iout (max) (A) 2.5 Configurability Factory programmable, Software configurable Features Power good, Power sequencing Rating Catalog Operating temperature range (°C) -40 to 85 Step-down DC/DC controller 0 Step-up DC/DC controller 0 Iq (typ) (mA) 0.06 Switching frequency (max) (kHz) 2600 Shutdown current (ISD) (typ) (µA) 55 Switching frequency (typ) (kHz) 2400
Processor supplier NVIDIA Processor name Tegra Regulated outputs (#) 5 Step-down DC/DC converter 3 Step-up DC/DC converter 0 LDO 2 Vin (min) (V) 2 Vin (max) (V) 5.5 Vout (min) (V) 0.8 Vout (max) (V) 3.6 Iout (max) (A) 2.5 Configurability Factory programmable, Software configurable Features Power good, Power sequencing Rating Catalog Operating temperature range (°C) -40 to 85 Step-down DC/DC controller 0 Step-up DC/DC controller 0 Iq (typ) (mA) 0.06 Switching frequency (max) (kHz) 2600 Shutdown current (ISD) (typ) (µA) 55 Switching frequency (typ) (kHz) 2400
DSBGA (YFF) 30 5.71999999999999912 mm² 2.2 x 2.5999999999999996
  • 3 Step-Down Converters:
    • VIN Range From 2.8 V to 5.5 V
    • Power Save Mode at Light Load Current
    • Output Voltage Accuracy in PWM Mode ±2%
    • Typical 16-µA Quiescent Current per DCDC1
      and DCDC2 Converter
    • Typical 26-µA Quiescent Current for DCDC3
      Converter
    • Dynamic Voltage Scaling
    • 100% Duty Cycle for Lowest Dropout
  • 2 LDOs:
    • 2 × 10-mA Output Current
    • Low Noise RF-LDOs
    • Output Voltage Range 1.2 V to 3.4 V
    • 32-µA Quiescent Current
    • Pre-Regulation Support by Separate Power
      Inputs
    • ECO mode
    • VIN Range of LDOs:
      • LDO1: 2.0 V to 5.5 V
      • LDO2: 2.8 V to 5.5 V
  • 2 GPIOs
  • Thermal Shutdown
  • Bypass Switch
    • Used with DCDC3 Powering an RF-PA
  • Interface
    • 26 MHz-MIPI RFFE Interface
  • Undervoltage Lockout
  • Flexible Power-Up and Power-Down Sequencing
  • 2.5-mm × 2.3-mm DSBGA Package with 0.4-mm
    Pitch
  • 3 Step-Down Converters:
    • VIN Range From 2.8 V to 5.5 V
    • Power Save Mode at Light Load Current
    • Output Voltage Accuracy in PWM Mode ±2%
    • Typical 16-µA Quiescent Current per DCDC1
      and DCDC2 Converter
    • Typical 26-µA Quiescent Current for DCDC3
      Converter
    • Dynamic Voltage Scaling
    • 100% Duty Cycle for Lowest Dropout
  • 2 LDOs:
    • 2 × 10-mA Output Current
    • Low Noise RF-LDOs
    • Output Voltage Range 1.2 V to 3.4 V
    • 32-µA Quiescent Current
    • Pre-Regulation Support by Separate Power
      Inputs
    • ECO mode
    • VIN Range of LDOs:
      • LDO1: 2.0 V to 5.5 V
      • LDO2: 2.8 V to 5.5 V
  • 2 GPIOs
  • Thermal Shutdown
  • Bypass Switch
    • Used with DCDC3 Powering an RF-PA
  • Interface
    • 26 MHz-MIPI RFFE Interface
  • Undervoltage Lockout
  • Flexible Power-Up and Power-Down Sequencing
  • 2.5-mm × 2.3-mm DSBGA Package with 0.4-mm
    Pitch

The TPS657120 provides three configurable step-down converters with up to 2-A output current.This device also has 2 LDO regulators. LDO1 can be supplied from either the input voltage directly or from a pre-regulated supply such as DCDC1 or DCDC2. The input voltage to LDO2 is used as an analog supply input and therefore must be tied to the input voltage at the same voltage level with VINDCDC1/2 and VINDCDC3. The internal power-up and power-down controller is configurable and can support any power-up/power-down sequences (OTP based). All LDOs and DCDC converters are controllable by a MIPI RFFE compatible interface, by pins PWRON, CLK_REQ1 and CLK_REQ2, or both. In addition, there is a nRESET as well as a RFFE address select (ADR_SELECT) input which can alternatively be used as general purpose I/Os with a 1-mA sink capability. The TPS657120 comes in a 6-ball × 5-ball DSBGA package (2.5 mm × 2.3 mm) with a 0.4-mm pitch.

The TPS657120 provides three configurable step-down converters with up to 2-A output current.This device also has 2 LDO regulators. LDO1 can be supplied from either the input voltage directly or from a pre-regulated supply such as DCDC1 or DCDC2. The input voltage to LDO2 is used as an analog supply input and therefore must be tied to the input voltage at the same voltage level with VINDCDC1/2 and VINDCDC3. The internal power-up and power-down controller is configurable and can support any power-up/power-down sequences (OTP based). All LDOs and DCDC converters are controllable by a MIPI RFFE compatible interface, by pins PWRON, CLK_REQ1 and CLK_REQ2, or both. In addition, there is a nRESET as well as a RFFE address select (ADR_SELECT) input which can alternatively be used as general purpose I/Os with a 1-mA sink capability. The TPS657120 comes in a 6-ball × 5-ball DSBGA package (2.5 mm × 2.3 mm) with a 0.4-mm pitch.
filter 尋找其它 多通道 IC (PMIC)
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet TPS657120 PMU for Baseband and RF-PA Power datasheet (Rev. A) PDF | HTML 2015年 12月 31日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
DSBGA (YFF) 30 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片