產品詳細資料

Rating Catalog Operating temperature range (°C) -40 to 85 Frequency (max) (MHz) 6000 Frequency (min) (MHz) 1
Rating Catalog Operating temperature range (°C) -40 to 85 Frequency (max) (MHz) 6000 Frequency (min) (MHz) 1
WSON (DSG) 8 4 mm² 2 x 2
  • 1 MHz – 6000 MHz
  • Gain: 12 dB
  • Noise Figure: 4.5 dB
  • Output P1dB: 14.5 dBm at 2000 MHz
  • Output IP3: 28.5 dBm at 2000 MHz
  • Power Down Mode
  • Single Supply: 3.3 V
  • Stabilized Performance Over Temperature
  • Unconditionally Stable
  • Robust ESD: >1 kV HBM; >1 kV CDM
  • 1 MHz – 6000 MHz
  • Gain: 12 dB
  • Noise Figure: 4.5 dB
  • Output P1dB: 14.5 dBm at 2000 MHz
  • Output IP3: 28.5 dBm at 2000 MHz
  • Power Down Mode
  • Single Supply: 3.3 V
  • Stabilized Performance Over Temperature
  • Unconditionally Stable
  • Robust ESD: >1 kV HBM; >1 kV CDM

The TRF37A73 is packaged in a 2.00mm × 2.00mm WSON with a power down pin feature making it ideal for applications where space and low power modes are critical.

The TRF37A73 is designed for ease of use. For maximum flexibility, this family of parts uses a common 3.3 V supply and consumes 55 mA. In addition, this family was designed with an active bias circuit that provides a stable and predictable bias current over process, temperature and voltage variations. For gain and linearity budgets the device was designed to provide a flat gain response and excellent OIP3 out to 6000 MHz. For space constrained applications, this family is internally matched to 50 Ω, which simplifies ease of use and minimizes needed PCB area.

For all available packages, see the orderable addendum at the end of the datasheet.

The TRF37A73 is packaged in a 2.00mm × 2.00mm WSON with a power down pin feature making it ideal for applications where space and low power modes are critical.

The TRF37A73 is designed for ease of use. For maximum flexibility, this family of parts uses a common 3.3 V supply and consumes 55 mA. In addition, this family was designed with an active bias circuit that provides a stable and predictable bias current over process, temperature and voltage variations. For gain and linearity budgets the device was designed to provide a flat gain response and excellent OIP3 out to 6000 MHz. For space constrained applications, this family is internally matched to 50 Ω, which simplifies ease of use and minimizes needed PCB area.

For all available packages, see the orderable addendum at the end of the datasheet.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
TRF37B73 現行 具斷電針腳的 1 至 6000MHz 15dB 射頻增益區塊放大器 Same functionality and pin-to-pin compatible with 14.5-dB gain
TRF37C73 現行 具有斷電針腳的 1 至 6000MHz 18dB 射頻增益區塊放大器 Same functionality and pin-to-pin compatible with 17-dB gain
TRF37D73 現行 具有斷電針腳的 1 至 6000MHz 20dB 射頻增益區塊放大器 Same functionality and pin-to-pin compatible with 20-dB gain

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet TRF37A73 1-6000 MHz RF Gain Block datasheet PDF | HTML 2014年 5月 30日
User guide TRF37x73 and TRF37x75 EVM User’s Guide (Rev. A) PDF | HTML 2021年 5月 4日
User guide TRF37x73 and TRF37x75 EVM User’s Guide 2014年 3月 26日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TRF37A73EVM — TRF37A73 評估模組

The TRF37X73EVM evaluation module is intended for the evaluation of the TRF37x73 RF gain blocks.  The gain blocks come in multiple gain versions.  See each respective product datasheet to be sure you are ordering the correct gain block for the gain and frequency of intended operation.

使用指南: PDF | HTML
TI.com 無法提供
模擬型號

TRF37A73 ADS2014 Model

SLAJ004.ZIP (55 KB) - Spice Model
模擬型號

TRF37A73 S-Parameter Model

SLAM237.ZIP (42 KB) - S-Parameter Model
模擬型號

TRF37A73 TINA-TI Reference Design

SLAM256.TSC (299 KB) - TINA-TI Reference Design
模擬型號

TRF37A73 TINA-TI Spice Model

SLAM257.ZIP (3 KB) - TINA-TI Spice Model
CAD/CAE 符號

Low Frequency S-Parameters, 1M - 200M 4.7uH

SLAR109.ZIP (28 KB)
CAD/CAE 符號

Low Frequency S-Parameters, 1M - 400M 680nH

SLAR110.ZIP (55 KB)
參考設計

TIDA-00347 — 低頻率射頻放大器參考設計

Wideband RF amplifiers require external coupling capacitors and an RF choke to supply bias to the output transistor collector.  As the frequency of operation is reduced, the choice of these components must be modified to maintain proper gain and linearity in the device.  This design (...)
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WSON (DSG) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片