UC3854
- Control Boost PWM to 0.99 Power Factor
- Limit Line-Current Distortion to < 5%
- World-Wide Operation Without Switches
- Feedforward Line Regulation
- Average Current-Mode Control
- Low Noise Sensitivity
- Low Startup Supply Current
- Fixed-Frequency PWM Drive
- Low-Offset Analog Multiplier and Divider
- 1-A Totem-Pole Gate Driver
- Precision Voltage Reference
The UC1854 provides active-power factor correction for power systems that otherwise would draw non-sinusoidal current from sinusoidal power lines. This device implements all the control functions necessary to build a power supply capable of optimally using available power-line current while minimizing line-current distortion. To do this, the UC1854 contains a voltage amplifier, an analog multiplier and divider, a current amplifier, and a fixed-frequency PWM.
In addition, the UC1854 contains a power MOSFET-compatible gate driver, 7.5-V reference, line anticipator, load-enable comparator, low-supply detector, and overcurrent comparator.
The UC1854 uses average current-mode control to accomplish fixed-frequency current control with stability and low distortion. Unlike peak current-mode, average current control accurately maintains sinusoidal line current without slope compensation and with minimal response to noise transients.
The high reference voltage and high oscillator amplitude of the UC1854 minimize noise sensitivity while fast PWM elements permit chopping frequencies above 200 kHz. The UC1854 is used in single-phase and three-phase systems with line voltages that vary from 75 V to 275 V and line frequencies across the 50-Hz to 400-Hz range. To reduce the burden on the circuitry that supplies power to this device, the UC1854 features low starting supply current.
These devices are available packaged in 16-pin plastic and ceramic dual in-line packages, and a variety of surface-mount packages.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | UCx854 High-Power Factor Preregulator datasheet (Rev. A) | PDF | HTML | 2016年 12月 16日 |
Application note | AC Requirements for Power Factor Correction Circuits | 2002年 3月 28日 | ||
Application note | Accurate PWM Duty Cycle Clamp | 2002年 1月 25日 | ||
Application note | DN-39E Optimizing Performance in UC3854 Power Factor Correction Applications | 1999年 9月 5日 | ||
Application note | DN-41 Extend Current Transformer Range | 1999年 9月 5日 | ||
Application note | U-134 UC3854 Controlled Power Factor Correction Circuit Design | 1999年 9月 5日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
PDIP (N) | 16 | Ultra Librarian |
SOIC (DW) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點