Home Applications Industrial Aerospace & defense
Home
Applications
Industrial
Aerospace & defense

Global positioning system receiver

Products and reference designs
Block diagram

Global positioning system receiver

Block diagram

Overview

Our integrated circuits and reference designs help you develop high accuracy and jamming-resistant global positioning system (GPS) receivers.

Design requirements

Modern GPS receivers require:

  • Low noise analog front ends to enable reception of weak signals.
  • Low jitter LOs and clocks to maximize the performance of the digitizer.
  • Low noise power and efficient power solutions.
Extend the capabilities of this application

Block diagram

Find products and reference designs for your system.

Global positioning system receiver

Power management Power management Load switch & protection Load switch & protection Load switch Load switch eFuse eFuse Hot swap Hot swap Low-noise supply Low-noisesupply LDO LDO SoC supply SoC supply PMIC PMIC Buck converter Buckconverter Buck controller Buck controller Voltage supervisor Voltage supervisor Power sequencer Power sequencer Boost converter Boost converter GPS receiver front end GPS receiver front end FILTER FILTER LNA LNA MIXER/ IQ demod MIXER/ IQ demod GPS receiver baseband GPS receiver baseband AMP AMP ADC ADC FILTER FILTER Buck-boost converter Buck-boost converter Clock reference Clock reference Ref clock Refclock Clock generation & distribution Clock generation & distribution PLL PLL Jitter cleaner Jittercleaner Board-to-board interface Board-to-board interface LVDS LVDS RS-485 RS-485 Ethernet Ethernet ESD protection ESD protection Level translation Level translation Level translator Level translator Memory Memory DDR termination DDR termination Digital processing Digital processing FPGA FPGA System processor (ARM+DSP) System processor(ARM+DSP) Logic Logic uC uC Onboard interface Onboard interface RS-232 RS-232 I2C I2C System monitoring System monitoring Current sense Currentsense Temp sensor Temp sensor Calibration sense Calibration sense ADC ADC Amp Amp System reference System reference Voltage reference Voltagereference Buck Converter BuckConverter Buck module Buck module āŽŽ āŽŽ Fault detect Fault detect FETs FETs V V o o

Technical documentation

View all 14
No results found. Please clear your search and try again.
Type Title Date
User guide Understanding JESD204B Subclasses and Deterministic Latency 26 Oct 2012
Technical article Sequencing and powering FPGAs in radar and other defense applications PDF | HTML 26 Jun 2023
Analog Design Journal Designing a modern power supply for RF sampling converters 25 May 2017
Application note Common Design Challenges and Proper Use of Fully Differential Amplifiers (FDA) 25 May 2016
White paper Ready to make the jump to JESD204B? White Paper (Rev. B) 21 Apr 2015
Analog Design Journal Designing for low distortion with high-speed op amps 16 Mar 2005
Technical article FPGA power made simple: system architecture PDF | HTML 15 Sep 2023
Application note LMX2571 Using a Programmable Input Multiplier to Minimize Integer Boundary Spurs 15 Feb 2017
Application note Frequency Margining Using TI High-Performance Clock Generators (Rev. A) 12 Dec 2015
Application note Keystone Error Detection and Correction EDC ECC (Rev. A) 10 May 2022
White paper The Impact of Various PLL Parameters on System Perf 10 Dec 2011
White paper Multicore SoCs stay a step ahead of SoC FPGAs 08 Mar 2016
Technical article Minimize noise and ripple with a low-noise buck converter PDF | HTML 07 Aug 2023
Technical article How to complete your RF sampling solution PDF | HTML 02 Aug 2023

Support & training

TI E2Eā„¢ forums with technical support from TI engineers
View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support.

Videos