The CDCLVD1212/CDCLVD2106 are high-performance, low-additive jitter clock buffers. They have two universal input buffers that support single-ended or differential clock inputs and are selectable through a control pin (for CDCLVD1212 only). The devices also feature on-chip bias generators that can provide the LVDS common-mode voltage to the device inputs. The evaluation module (EVM) is designed to demonstrate the electrical performance of the CDCLVD1212 or CDCLVD2106. However, this EVM can also be used for customers interested in the CDCLVD1216 or CDCLVD2108 as well. This fully assembled and factory-tested evaluation board allows complete validation of device functionalities. For optimum performance, the board is equipped with SMA connectors and well-controlled 50-ohm impedance microstrip transmission lines.
| Type | Title | Date | ||
|---|---|---|---|---|
| Certificate | CDCLVD2106EVM EU Declaration of Conformity (DoC) | 02 Jan 2019 | ||
| User guide | Low Additive Jitter, Twelve LVDS Outputs Clock Buffer Evaluation Board | 01 Sep 2010 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.