OMAP35XCODECS

CODECS - Optimized for OMAP35x Processors

OMAP35XCODECS

Downloads

Overview

TI codecs are free, come with production licensing and are available for download now. All are production-tested for easy integration into audio, video and voice applications. Click GET SOFTWARE button (above) to access the most recent, tested codec versions available. Datasheets and Release Notes are on that page, as well as in each installer.

 

 

Additional Information

 

Features

OMAP35x Codecs are optimized for use on OMAP3525 and OMAP3530 processors. For best design results, use these. If you seek additional TI codecs, find those optimized for TI C64x+ core-based devices (i.e. most devices in the OMAP35x, TMS320C645x, TMS320C647x, TMS320DM646x, TMS320DM644x and TMS320DM643x families). For all additional TI codecs, go to Codecs Current Inventory.

 

OMAP35x Codecs offer:

 

  • Free, object code with production licensing
  • LINUX and WINDOWS installers
  • XDC packaged and validated on a standard EVM in a Codec Engine-based test
  • All codecs are eXpressDSP™ compliant and implement one of the XDM 1.x interfaces
  • Performance data are specified in each codec Datasheet
Download View video with transcript Video

Downloads

Software codec

OMAP35XCODECS Codecs for OMAP35x - Software and Documentation

Supported products & hardware

Supported products & hardware

Products
Arm-based processors
OMAP3503 Sitara processor: Arm Cortex-A8, LPDDR OMAP3515 Sitara Processor: Arm Cortex-A8, 3D Graphics, LPDDR OMAP3525 Applications Processor OMAP3530 Applications Processor
Download options

OMAP35XCODECS Codecs for OMAP35x - Software and Documentation

close
Latest version
Version: 1.00.002
Release date: 17 Jun 2010

MPEG4 Encoder SP@L5 Max:WVGA/D1@30 frames per second

MD5 checksum

H.264 Decoder BP@Level 3.0 Max:WVGA/D1@30 frames per second

MD5 checksum

H.264 Encoder BP@Level 3.0 Max:WVGA/D1@30 frames per second

MD5 checksum

MPEG4 Encoder SP@L5 Max:WVGA/D1@30 frames per second

MD5 checksum

H.264 Decoder BP@Level 3.0 Max:WVGA/D1@30 frames per second

MD5 checksum

H.264 Encoder BP@Level 3.0 Max:WVGA/D1@30 frames per second

MD5 checksum
Products
Arm-based processors
OMAP3503 Sitara processor: Arm Cortex-A8, LPDDR OMAP3515 Sitara Processor: Arm Cortex-A8, 3D Graphics, LPDDR OMAP3525 Applications Processor OMAP3530 Applications Processor

Documentation

Release Information

All codecs are

eXpressDSP

compliant and implement one of the XDM 1.x interfaces.

Each codec is XDC packaged and validated on a standard EVM in a Codec Engine based test framework.

TIPS and

FAQs

: Understanding and integrating TI codecs:

Codecs FAQ | Codec Engine FAQ | XDM FAQ | How do I integrate codecs into the DVSDK |

DaVinci

and OMAP Software for Dummies

PERFORMANCE: See Codec performance tables for

DaVinci

devices: DM365, DM6446, DM6467, DM648, C64x+

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support.

Videos