Eine Version auswählen
ADS127L18-FPGA-EXAMPLE-CODE
ADS127L18 example FPGA code
Versionsinformationen
Example FPGA code for ADS127L18 data port
This is an example of how to latch data from the ADS127L18 frame-sync data port that outputs the channel conversion data. The data port is a synchronous, read-only interface with synchronized output clock signals (FSYNC and DCLK) and channel data (DOUTx). This Verilog module captures and splits the continuous 1/2/4/8 lane data (including STATUS and CRC bytes if enabled) into eight separate channels and latches the data between frames.
