The TPS51200EVM evaluation board, HPA322A is designed to evaluate the performance andcharacteristics of TI's cost optimized DDR/DDR2/DDR3/LP DDR3 VTT termination regulator, the TPS51200. The TPS51200 is designed to provide proper termination voltage and a 10-mA buffered reference voltage for DDR memory which covered DDR (2.5 V/1.25 V), DDR2 (1.8 V/0.9 V), DDR3 (1.5 V/0.75 V), LP DDR3 (1.2 V/0.6 V) specifications with minimal external components.
| Type | Title | Date | ||
|---|---|---|---|---|
| Data sheet | TPS51200 Sink and Source DDR Termination Regulator datasheet (Rev. D) | PDF | HTML | 19 Mar 2020 | |
| Certificate | TPS51200EVM EU Declaration of Conformity (DoC) | 02 Jan 2019 | ||
| EVM User's guide | Using the TPS51200 Evaluation Module | 28 May 2008 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.