



**[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**

<span id="page-0-0"></span>**[www.ti.com](http://www.ti.com)** SBAS367F –JUNE 2007–REVISED FEBRUARY 2011

**Quad/Octal, Simultaneous Sampling, 24-Bit Analog-to-Digital Converters**

**Check for Samples: [ADS1274](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=ads1274), [ADS1278](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=ads1278)**

- **<sup>234</sup> Simultaneously Measure Four/Eight Channels** Based on the single-channel [ADS1271,](http://focus.ti.com/docs/prod/folders/print/ads1271.html) the ADS1274
- 
- 
- 
- 
- 
- **SPI™ or Frame-Sync Serial Interface** excellent dc and ac specifications.
- 
- 
- 
- 
- 

- 
- 
- 
- 



## **<sup>1</sup>FEATURES DESCRIPTION**

• **Up to 144kSPS Data Rate** (quad) and ADS1278 (octal) are 24-bit, delta-sigma (ΔΣ) analog-to-digital converters (ADCs) with data • **AC Performance: 70kHz Bandwidth**<br> **111dB SNR (High-Resolution Mode)**<br> **111dB SNR (High-Resolution Mode)**<br> **111dB SNR (High-Resolution Mode)**<br> **108dB THD**<br> **108dB THD**<br> **108dB THD**<br> **108dB THD** drop-in expandability.

**DC Accuracy:**<br> **0.8µV/°C Offset Drift**<br> **1.3ppm/°C Gain Drift**<br> **1.3ppm/°C Ga** • **Selectable Operating Modes:** bandwidth and are mostly suited for dc **High-Speed: 144kSPS, 106dB SNR** measurements. High-resolution ADCs in audio **High-Resolution: 52kSPS, 111dB SNR** applications offer larger usable bandwidths, but the **Low-Power: 52kSPS, 31mW/ch** offset and drift specifications are significantly weaker **Low-Speed:** than respective industrial counterparts. The ADS1274 **10kSPS, 7mW/ch** and ADS1278 combine these types of converters, **Linear Phase Digital Filter** allowing high-precision industrial measurement with

**Low Sampling Aperture Error** The high-order, chopper-stabilized modulator • **Modulator Output Option (digital filter bypass)** achieves very low drift with low in-band noise. The onboard decimation filter suppresses modulator and • **Analog Supply: 5V** signal out-of-band noise. These ADCs provide a **Digital Core: 1.8V**<br> **1/O Supply: 1.8V to 3.3V**<br> **1/O Supply: 1.8V to 3.3V**<br> **1/O Supply: 1.8V to 3.3V**<br> **1/O Supply: 1.8V to 3.3V** rate with less than 0.005dB of ripple.

Four operating modes allow for optimization of speed,<br> **APPLICATIONS**<br> **Resolution, and power. All operations are controlled**<br> **Resolution, and power. All operations are controlled**<br> **Resolution, and power. All operations** directly by pins; there are no registers to program. • **Multi-Channel Data Acquisition** The devices are fully specified over the extended • **Acoustics/Dynamic Strain Gauges** industrial range (–40°C to +105°C) and are available **Pressure Sensors CONS** Pressure Sensors **Pressure** Sensors **Pressure** Sensors



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆÑ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments, Inc. SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

## **[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**



## SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at [www.ti.com](http://www.ti.com).

## <span id="page-1-0"></span>**ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range unless otherwise noted $(1)$ 



(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



## **ELECTRICAL CHARACTERISTICS**

All specifications at T<sub>A</sub> = –40°C to +105°C, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V, f<sub>CLK</sub> = 27MHz, VREFP = 2.5V, VREFN = 0V, and all channels active, unless otherwise noted.



(1)  $FSR = full-scale range = 2V_{REF}$ .

(2) f<sub>CLK</sub> = 37MHz max for High-Speed mode, and 27MHz max for all other modes. See [Table](#page-25-0) 7 for f<sub>CLK</sub> restrictions in High-Speed mode.<br>(3) SPS = samples per second.

(4) Best fit method.



## **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_A = -40^{\circ}$ C to +105°C, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK} = 27$ MHz, VREFP = 2.5V, VREFN = 0V, and all channels active, unless otherwise noted.



(5) Worst-case channel crosstalk between one or more channels.

(6) Minimum SNR is ensured by the limit of the  $DC$  noise specification.<br>(7) THD includes the first nine harmonics of the input signal; Low-Spee THD includes the first nine harmonics of the input signal; Low-Speed mode includes the first five harmonics.

 $(8)$   $f_{CLK}$  = 37MHz max for High-Speed mode, and 27MHz max for all other modes. See [Table](#page-25-0) 7 for V<sub>REF</sub> restrictions in High-Speed mode.



## **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_A = -40^{\circ}$ C to +105°C, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK} = 27$ MHz, VREFP = 2.5V, VREFN = 0V, and all channels active, unless otherwise noted.



(9)  $f_{CLK} = 37$ MHz max for High-Speed mode, and 27MHz max for all other modes. See [Table](#page-25-0) 7 for DVDD restrictions in High-Speed mode.

**EXAS NSTRUMENTS** 

SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**



(1) **Boldface** pin names indicate additional pins for the ADS1278; see [Table](#page-5-0) 1.



<span id="page-5-0"></span>



## **Table 1. ADS1274/ADS1278 PIN DESCRIPTIONS (continued)**



**NSTRUMENTS** 

**EXAS** 

### **SPI FORMAT TIMING**



## **SPI FORMAT TIMING SPECIFICATION**

<span id="page-7-0"></span>For  $T_A = -40^{\circ}$ C to +105°C, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 1.95V, unless otherwise noted.



(1)  $f_{CLK} = 27MHz$  maximum.

(2) Depends <u>on M</u>ODE[1:0] and CLKDIV selection. See [Table](#page-25-1) 8 (f<sub>CLK</sub>/f<sub>DATA</sub>).<br>(3) Load on DRDY and DOUT = 20pF.

(4) For best performance, limit  $f_{SCLK}/f_{CLK}$  to ratios of 1, 1/2, 1/4, 1/8, etc.

(5) to be seen performance,  $\frac{1}{10}$  and  $\frac{1}{10}$  (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and (5) t<sub>DOHD</sub> (DOUT hold time) and t<sub>DIHD</sub> (DIN hold time) are specified u ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is > 4ns.

(6) DOUT1, TDM mode,  $IOVDD = 3.15V$  to  $3.45V$ , and  $DVDD = 1.7V$  to  $1.9V$ .



### **FRAME-SYNC FORMAT TIMING**



## **FRAME-SYNC FORMAT TIMING SPECIFICATION**

<span id="page-8-1"></span><span id="page-8-0"></span>For  $T_A = -40^{\circ}$ C to +105°C, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 2.2V, unless otherwise noted.



(1) Depends on MODE[1:0] and CLKDIV selection. See [Table](#page-25-1) 8  $(f_{CLK}/f_{DATA})$ .<br>(2) SCLK must be continuously running and limited to ratios of 1, 1/2, 1/4, are

(2) SCLK must be continuously running and limited to ratios of 1,  $1/2$ ,  $1/4$ , and  $1/8$  of  $f_{\text{CLK}}$ .<br>(3)  $t_{\text{DOHD}}$  (DOUT hold time) and  $t_{\text{DHD}}$  (DIN hold time) are specified under opposite worst-c

 $t_{\text{DOHD}}$  (DOUT hold time) and  $t_{\text{DHD}}$  (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is > 4ns.

(4) Load on DOUT =  $20pF$ .

 $(5)$  DOUT1, TDM mode, IOVDD = 3.15V to 3.45V, and DVDD = 2V to 2.2V.

(6) DOUT1, TDM mode,  $IOVDD = 3.15V$  to  $3.45V$ , and  $DVDD = 1.7V$  to  $1.9V$ .

**[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**











# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK}$  = 27MHz, VREFP = 2.5V, and



**Figure 11. Figure 12.**

Texas **NSTRUMENTS** 

SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**





# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK}$  = 27MHz, VREFP = 2.5V, and















**vs FREQUENCY vs INPUT AMPLITUDE**









© 2007–2011, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS367F&partnum=ADS1274) Feedback 13

## **[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**

SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**



## **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK}$  = 27MHz, VREFP = 2.5V, and

### VREFN = 0V, unless otherwise noted.









### **OFFSET ERROR HISTOGRAM GAIN ERROR HISTOGRAM**

### 900 25 units based on 800 20°C intervals over the range  $-40^{\circ}$ C to  $+105^{\circ}$ C 700 of Occurrences Number of Occurrences 600 500 400 Number 300 200 100 Outliers:  $T < -20^{\circ}$ C 0 -17<br>--177 729979911° က္ရက م ہ 7٢ 0 $\bar{\ }$ ณ ო 4 n n o v o o o chondad Gain Drift (ppm/°C) **Figure 25. Figure 26.**







# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK}$  = 27MHz, VREFP = 2.5V, and

# VREFN = 0V, unless otherwise noted.







**Figure 33. Figure 34.**

<span id="page-14-0"></span>

### **CHANNEL OFFSET MATCH HISTOGRAM**





### **VCOM VOLTAGE OUTPUT HISTOGRAM**









## **[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**

SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**







# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK}$  = 27MHz, VREFP = 2.5V, and



## **[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**

Texas **ISTRUMENTS** 

SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK}$  = 27MHz, VREFP = 2.5V, and



**Figure 53. Figure 54.**





## **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V,  $f_{CLK}$  = 27MHz, VREFP = 2.5V, and





### **OVERVIEW**

dc accuracy and superior ac performance. [Figure](#page-19-1) 57 In High-Speed mode, the maximum data rate is shows the block diagram. Note that both devices are  $144kSPS$ . In High-Resolution mode, the SNR = functionally the same, except that the ADS1274 has  $111$ dB (V<sub>REF</sub> = 3.0V); in Low-Power mode, the power four ADCs and the ADS1278 has eight ADCs. The dissipation is 31mW/channel; and in Low-Speed four ADCs and the ADS1278 has eight ADCs. The packages are identical, and the ADS1274 pinout is mode, the power dissipation is only 7mW/channel at compatible with the ADS1278, permitting true drop-in 10.5kSPS. The digital filters can be bypassed, expandability. The converters are comprised of four enabling direct access to the modulator output. (ADS1274) or eight (ADS1278) advanced, 6th-order,<br>
chopper-stabilized, delta-sigma modulators followed<br>
by low-ripple, linear phase FIR filters. The modulators<br>
modulators<br>
program. Data are retrieved over a serial interf measure the differential input signal,  $V_{\text{IN}} = (AINP - I)$  program. Data are retrieved over a serial interface measure the differential reference  $V_{\text{IN}} = (AINP - I)$  that supports both SPI and Frame-Sync formats. The AINN), against the differential reference,  $V_{REF}$  = that supports both SPI and Frame-Sync formats. The  $A_{I}$ (VREFP  $-$  VREFN). The digital filters receive the<br>modulator signal and provide a low-noise digital<br>output. To allow tradeoffs among speed, resolution,<br>and power, four operating modes are supported:<br>digital<br>channels.

The ADS1274 (quad) and ADS1278 (octal) are 24-bit,<br>delta-sigma ADCs based on the single-channel<br>[ADS1271.](http://focus.ti.com/docs/prod/folders/print/ads1271.html) They offer the combination of outstanding each mode.



<span id="page-19-1"></span>(1) The ADS1274 has four channels; the ADS1278 has eight channels.

### **Figure 57. ADS1274/ADS1278 Block Diagram**

<span id="page-19-0"></span>



(1) Specified at 105kSPS.



The converter is composed of two main functional<br>blocks to perform the ADC conversions: the [Figure](#page-14-0) 35 shows the inter-device channel sample<br>modulator and the digital filter. The modulator matching for the ADS1274 and ADS12 samples the input signal together with sampling the The phase match of one 4-channel ADS1274 to that reference voltage to produce a 1s density output of another ADS1274 (eight or more channels total) stream. The density of the output stream is may not have the same degree of sampling match. proportional to the analog input level relative to the As a result of manufacturing variations, differences in reference voltage. The pulse stream is filtered by the internal propagation delay of the internal CLK signal internal digital filter where the output conversion coupled with differences of the arrival of the external result is produced. CLK signal to each device may cause larger sampling

In operation, the input signal is sampled by the match errors. Equal length CLK traces or external modulator at a high rate (typically 64x higher than the final output data rate). The quantization noise of the sampling mat modulator is moved to a higher frequency range<br>where the internal digital filter removes it. **FREQUENCY RESPONSE**<br>Oversampling results in very low levels of noise The digital filter sets the overa Oversampling results in very low levels of noise The digital filter sets the overall frequency response.<br>Within the signal passband. The filter uses a multi-stage FIR topology to provide

## **SAMPLING APERTURE MATCHING Table 3. Oversampling Ratio versus Mode**

<span id="page-20-0"></span>The ADS1274/78 converters operate from the same CLK input. The CLK input controls the timing of the modulator sampling instant. The converter is designed such that the sampling skew, or modulator sampling aperture match between channels, is

**FUNCTIONAL DESCRIPTION** controlled. Furthermore, the digital filters are The ADS1274/78 is a delta-sigma ADC consisting of synchronized to start the convolution phase at the four/eight independent converters that digitize same modulator clock cycle. This design results in excellent phase match

The filter uses a multi-stage FIR topology to provide Since the input signal is sampled at a very high rate,<br>
input signal aliasing does not occur until the input<br>
signal frequency is at the modulator sampling rate.<br>
This architecture greatly relaxes the requirement of<br>
exte





### **High-Speed, Low-Power, and Low-Speed Modes**

The digital filter configuration is the same in High-Speed, Low-Power, and Low-Speed modes with the oversampling ratio set to 64. [Figure](#page-21-0) 58 shows the frequency response in High-Speed, Low-Power, and Low-Speed modes normalized to  $f<sub>DATA</sub>$ . [Figure](#page-21-1) 59 shows the passband ripple. The transition from passband to stop band is shown in [Figure](#page-21-2) 60. The overall frequency response repeats at 64x multiples of the modulator frequency  $f_{MOD}$ , as shown in [Figure](#page-21-3) 61.

<span id="page-21-2"></span>

**Figure 58. Frequency Response for High-Speed, Low-Power, and Low-Speed Modes**

<span id="page-21-3"></span><span id="page-21-0"></span>

<span id="page-21-4"></span><span id="page-21-1"></span>**Low-Power, and Low-Speed Modes** 



**Figure 60. Transition Band Response for High-Speed, Low-Power, and Low-Speed Modes**



### **Figure 61. Frequency Response Out to f<sub>MOD</sub>** for **High-Speed, Low-Power, and Low-Speed Modes**

These image frequencies, if present in the signal and not externally filtered, will fold back (or alias) into the passband, causing errors. The stop band of the ADS1274/78 provides 100dB attenuation of frequencies that begin just beyond the passband and continue out to  $f_{\text{MOD}}$ . Placing an antialiasing, low-pass filter in front of the ADS1274/78 inputs is recommended to limit possible high-amplitude, out-of-band signals and noise. Often, a simple RC filter is sufficient. [Table](#page-21-4) <sup>4</sup> lists the image rejection **Figure 59. Passband Response for High-Speed,**

### **Table 4. Antialiasing Filter Order Image Rejection**







### **High-Resolution Mode**

The oversampling ratio is 128 in High-Resolution mode. [Figure](#page-22-0) 62 shows the frequency response in High-Resolution mode normalized to  $f<sub>DATA</sub>$ . [Figure](#page-22-1) 63 shows the passband ripple, and the transition from passband to stop band is shown in [Figure](#page-22-2) 64. The overall frequency response repeats at multiples of the modulator frequency  $f_{MOD}$  (128 ×  $f_{DATA}$ ), as shown in [Figure](#page-22-3) 65. The stop band of the ADS1274/78 provides 100dB attenuation of frequencies that begin just beyond the passband and continue out to  $f_{\text{MOD}}$ . Placing an antialiasing, low-pass filter in front of the ADS1274/78 inputs is recommended to limit possible high-amplitude out-of-band signals and noise. Often, a simple RC filter is sufficient. [Table](#page-21-4) 4 lists the image rejection versus external filter order.

<span id="page-22-2"></span>

**Figure 62. Frequency Response for High-Resolution Mode**

<span id="page-22-3"></span><span id="page-22-0"></span>

<span id="page-22-1"></span>**Figure 63. Passband Response for High-Resolution Mode**

**[www.ti.com](http://www.ti.com)** SBAS367F –JUNE 2007–REVISED FEBRUARY 2011



**Figure 64. Transition Band Response for High-Resolution mode**



**Figure** 65. **Frequency** Response Out to f<sub>MOD</sub> for **High-Resolution Mode**

Texas **NSTRUMENTS** 

### SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**

## **PHASE RESPONSE Table 5. Ideal Output Code versus Input Signal**

<span id="page-23-1"></span>The ADS1274/78 incorporates a multiple stage, linear phase digital filter. Linear phase filters exhibit constant delay time versus input frequency (constant group delay). This characteristic means the time delay from any instant of the input signal to the same instant of the output data is constant and is independent of input signal frequency. This behavior results in essentially zero phase errors when analyzing multi-tone signals.

## **SETTLING TIME**

As with frequency and phase response, the digital filter also determines settling time. [Figure](#page-23-0) 66 shows (1) Excludes effects of noise, INL, offset, and gain errors. the output settling behavior after a step change on the analog inputs normalized to conversion periods. **ANALOG INPUTS (AINP, AINN)** The X-axis is given in units of conversion. Note that after the step change on the input occurs, the output The ADS1274/78 measures each differential input data change very little prior to 30 conversion periods. signal  $V_{\text{in}} = (AINP - AINN)$  against the common data change very little prior to 30 conversion periods. signal  $V_{\text{IN}}$  = (AINP – AINN) against the common The output data are fully settled after 76 conversion differential reference  $V_{\text{per}}$  = (VREFP – VREFN). The The output data are fully settled after 76 conversion differential reference  $V_{REF} = (VREFP - VREFN)$ . The periods for High-Speed and Low-Power modes, and most positive measurable differential input is +Verre. periods for High-Speed and Low-Power modes, and most positive measurable differential input is  $+V_{REF}$ ,<br>78 conversion periods for High-Resolution mode.  $V_{REF}$ , which produces the most positive digital output code



The ADS1274/78 outputs 24 bits of data in twos<br>
Schottky clamp diodes or series resistors may be seen the series resistors may be complement format.

A positive full-scale input produces an ideal output code of 7FFFFFh, and the negative full-scale input The ADS1274/78 is a very high-performance ADC. produces an ideal output code of 800000h. The For optimum performance, it is critical that the output clips at these codes for signals exceeding appropriate circuitry be used to drive the ADS1274/78 full-scale. [Table](#page-23-1) 5 summarizes the ideal output codes inputs. See the *Application [Information](#page-36-0)* section for for different input signals.



which produces the most positive digital output code of 7FFFFFh. Likewise, the most negative measurable differential input is  $-V_{REF}$ , which produces the most negative digital output code of 800000h.

For optimum performance, the inputs of the ADS1274/78 are intended to be driven differentially. For single-ended applications, one of the inputs (AINP or AINN) can be driven while the other input is fixed (typically to AGND or +2.5V). Fixing the input to 2.5V permits bipolar operation, thereby allowing full use of the entire converter range.

While the ADS1274/78 measures the differential input signal, the absolute input voltage is also important. This value is the voltage on either input (AINP or AINN) with respect to AGND. The range for this voltage is:

**Figure 66. Step Response**  $-0.1 \vee \angle (AINN \text{ or } AND) \angle A \vee (A \vee B) + 0.1 \vee$ 

<span id="page-23-2"></span><span id="page-23-0"></span>If either input is taken below –0.4V or above **DATA FORMAT EXAMPLE 10.4V)** (AVDD + 0.4V), ESD protection diodes on the inputs may turn on. If these conditions are possible, external required to limit the input current to safe values (see<br>the Absolute Maximum Ratings table).

several recommended circuits.



The ADS1274/78 uses switched-capacitor circuitry to measure the input voltage. Internal capacitors are charged by the inputs and then discharged. [Figure](#page-24-0) 67 shows a conceptual diagram of these circuits. Switch  $S_2$  represents the net effect of the modulator circuitry in discharging the sampling capacitor; the actual

implementation is different. The timing for switches  $S_1$ and  $\mathsf{S}_2$  is shown in [Figure](#page-24-1) 68. The sampling time  $(t_{SAMPLE})$  is the inverse of modulator sampling frequency ( $f_{MOD}$ ) and is a function of the mode, the CLKDIV input, and CLK frequency, as shown in **Figure 69. Effective Input Impedances** [Table](#page-24-2) 6.

<span id="page-24-5"></span>

<span id="page-24-0"></span>

<span id="page-24-1"></span>**Figure 68. S<sup>1</sup> and S<sup>2</sup> Switch Timing for [Figure](#page-24-0) 67**



<span id="page-24-3"></span><span id="page-24-2"></span>

The average load presented by the switched capacitor input can be modeled with an effective differential impedance, as shown in [Figure](#page-24-5) 69. Note that the effective impedance is a function of  $f_{\text{MOD}}$ .

**[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**



## **VOLTAGE REFERENCE INPUTS (VREFP, VREFN)**

The voltage reference for the ADS1274/78 ADC is the differential voltage between VREFP and VREFN:  $V_{RFF}$  = (VREFP – VREFN). The voltage reference is common to all channels. The reference inputs use a structure similar to that of the analog inputs with the equivalent circuitry on the reference inputs shown in [Figure](#page-24-3) 70. As with the analog inputs, the load presented by the switched capacitor can be modeled with an effective impedance, as shown in [Figure](#page-24-4) 71. However, the reference input impedance depends on the number of active (enabled) channels in addition to  $f_{\text{MOD}}$ . As a result of the change of reference input impedance caused by enabling and disabling channels, the regulation and setting time of the **Figure 67. Equivalent Analog Input Circuitry** external reference should be noted, so as not to affect the readings.







**Figure 71. Effective Reference Impedance**

<span id="page-24-4"></span>

ESD diodes protect the reference inputs. To keep As with any high-speed data converter, a high-quality, these diodes from turning on, make sure the voltages low-jitter clock is essential for optimum performance. on the reference pins do not go below AGND by Crystal clock oscillators are the recommended clock more than 0.4V, and likewise do not exceed AVDD by source. Make sure to avoid excess ringing on the 0.4V. If these conditions are possible, external clock input; keeping the clock trace as short as Schottky clamp diodes or series resistors may be possible, and using a  $50\Omega$  series resistor placed required to limit the input current to safe values (see close to the source end, often helps. the Absolute [Maximum](#page-1-0) Ratings table).

<span id="page-25-1"></span>**Table 8. Clock Input Options** <sup>A</sup> high-quality reference voltage with the appropriate **drive strength is essential for achieving the best <b>decident performance from the ADS1274. Noise and drift on** the reference degrade overall system performance. See the *Application [Information](#page-36-0)* section for example reference circuits.

## **CLOCK INPUT (CLK)**

The ADS1274/78 requires a clock input for operation. The individual converters of the ADS1274/78 operate from the same clock input. At the maximum data rate, **MODE SELECTION (MODE)** the clock input can be either 27MHz or 13.5MHz for<br>
Low-Power mode, or 27MHz or 5.4MHz for<br>
Low-Speed mode, determined by the setting of the<br>
CLKDIV input. For High-Speed mode, the maximum<br>
CLK input frequency is 37MHz. Fo

<span id="page-25-2"></span><span id="page-25-0"></span>

	$V_{REF}$			<b>MODE[1:0]</b>	<b>MODE SELECTION</b>	MAX f <sub>DATA</sub>
$f_{\text{Cl K}}$ (MHz)	(V)	DVDD (V)	<b>INTERFACE</b>	00	High-Speed	144,531
$0.1 \le f_{C1 K} \le 27$	$0.5$ to 3.1	1.65 to 1.95	Frame-Sync or SPI	01	High-Resolution	52,734
				10	Low-Power	52.734
$27 < f_{CLK} \leq 32.768$	0.5 <sub>to</sub> 2.6	1.65 to 1.95	Frame-Sync	11	Low-Speed	10.547
					(1) $f_{\text{Cl K}} = 27$ MHz max (37MHz max in High-Speed mode).	
$32.768 < f_{CLK} \leq 37$	$0.5$ to 2.1	2.0 to 2.2	Frame-Sync			
					When using the SPI protocol, DRDY is held high a	

**Table 9. Mode Selection Table 7. High-Speed Mode <sup>f</sup>CLK Conditions**

<span id="page-25-3"></span>The selection of the external clock frequency  $(f_{C|K})$ does not affect the resolution of the ADS1274/78. Use of a slower  $f_{CJK}$  can reduce the power consumption of an external clock buffer. The output data rate scales with clock frequency, down to a ready; see [Figure](#page-26-0) 72 and [Table](#page-26-1) 10. Data can be read minimum clock frequency of  $f_{CLK}$  = 100kHz. Table 8 summarizes the ratio of the clock input frequency  $(f_{CLK})$  to data rate  $(f_{DATA})$ , maximum data rate and corresponding maximum clock input for the four operating modes.





MODE[1:0]	<b>MODE SELECTION</b>	MAX $f_{\text{DATA}}$ (1)	
ΩO	High-Speed	144,531	
01	High-Resolution	52,734	
10	Low-Power	52,734	
	Low-Speed	10,547	

When using the SPI protocol, DRDY is held high after a mode change occurs until settled (or valid) data are ready; see [Figure](#page-26-0) 72 and [Table](#page-26-1) 10.

In Frame-Sync protocol, the DOUT pins are held low after a mode change occurs until settled data are from the device to detect when DOUT changes to logic 1, indicating that the data are valid.







**Figure 72. Mode Change Timing**



<span id="page-26-1"></span><span id="page-26-0"></span>

(1) If mode change is asynchronous to the FSYNC clock,  $t_{NDR-FS}$  varies from 127 to 128 conversions. If the mode change is made synchronous to FSYNC,  $t_{NDR-FS}$  is stable.

The ADS1274/78 can be synchronized by pulsing the requirement. SYNC pin low and then returning the pin high. When<br>the pin goes low, the conversion process stops, and<br>the internal counters used by the digital filter are<br>reset. When the SYNC pin returns high, the<br>reset. When the SYNC pi conversion process restarts. Synchronization allows In the SPI format, DRDY goes high as soon as SYNC<br>the conversion to be aligned with an external event, is taken low; see Figure 73. After SYNC is returned such as the changing of an external multiplexer on high, DRDY stays high while the digital filter is the analog inputs, or by a reference timing pulse. Settling. Once valid data are ready for retrieval,

DRDY goes low. Because the ADS1274/78 converters operate in parallel from the same master clock and use the In the Frame-Sync format, DOUT goes low as soon same  $\overline{\text{SYNC}}$  input control, they are always in as  $\overline{\text{SYNC}}$  is taken low; see [Figure](#page-27-0) 74. After SYNC is synchronization with each other. The aperture match returned high, DOUT stays low while the digital filter among internal channels is typically less than 500ps. is settling. Once valid data are ready for retrieval, However, the synchronization of multiple devices is DOUT begins to output valid data. For proper somewhat different. At device power-on, variations in synchronization, FSYNC, SCLK, and CLK must be internal reset thresholds from device to device may established before taking SYNC high, and must then result in uncertainty in conversion timing. The remain running. If the clock inputs (CLK, FSYNC or

illustrates the timing requirement of SYNC and CLK For consistent performance, re-assert SYNC after in SPI format. device power-on when data first appear.

**SYNCHRONIZATION (SYNC)** See [Figure](#page-27-0) 74 for the Frame-Sync format timing

is taken low; see [Figure](#page-27-1) 73. After SYNC is returned

The SYNC pin can be used to synchronize multiple SCLK) are subsequently interrupted or reset,<br>devices to within the same CLK cycle. [Figure](#page-27-1) 73 re-assert the SYNC pin.







**Figure 73. Synchronization Timing (SPI Protocol)**



<span id="page-27-1"></span>



## **Figure 74. Synchronization Timing (Frame-Sync Protocol)**

## **Table 12. Frame-Sync Protocol**

<span id="page-27-0"></span>

(1) I<u>f SYN</u>C is asynchronous to the FSYNC clock, then t<sub>NDR</sub> varies from 127 to 128 conversions, starting from the rising edge of SYNC. If SYNC is made synchronous to the FSYNC clock, then t<sub>NDR</sub> is stable.



channel. The channels of the ADS1274/78 can be independently powered down by use of the PWDN After powering up one or more channels, the inputs. To enter the power-down mode, hold the channels are synchronized to each other. It is not respective PWDN pin low for at least two CLK cycles. necessary to use the SYNC pin to synchronize them. To exit power-down, return the corresponding PWDN<br>pin high. Note that when all channels are powered<br>down, the ADS1274/78 enters a microwatt  $(\mu W)$ <br>reco (fixed-position TDM data mode) or replaced by bower state where all internal biasing is disabled. In<br>this state, the TEST[1:0] input pins must be driven; all<br>other input pins can float. The ADS1274/78 outputs mode).<br>remain driven.

Frame-Sync, before reading data after exiting<br>and 129 conversion cycles must elapse for SPI interface,<br>Frame-Sync, before reading data after exiting data remain packed until the data are ready, at which<br>power-down. Data fr

- 1. Count the number of data conversions after taking the PWDN pin high.
- 2. Delay 129/ $f_{DATA}$  or 130/ $f_{DATA}$  after taking the PWDN pins high, then read data.
- **[www.ti.com](http://www.ti.com)** SBAS367F –JUNE 2007–REVISED FEBRUARY 2011
- **POWER-DOWN (PWDN)** 3. Detect for non-zero data in the powered-up

As shown in [Figure](#page-28-0) 75 and [Table](#page-28-1) 13, a maximum of ln Discrete data format, the data are always forced to As shown in Figure 75 and Table 13, a maximum of ln Discrete data format, the data are always forced to



<span id="page-28-0"></span>(1) In SPI protocol, the timing occurs on the falling edge of DRDY/FSYNC. Powering down all channels forces DRDY/FSYNC high.

### **Figure 75. Power-Down Timing**

<span id="page-28-1"></span>

**Table 13. Power-Down Timing**

(1) FSYNC clock running prior to the rising edge of PWDN. If PWDN is asynchronous to the FSYNC clock, t<sub>NDR-FS</sub> varies from 127 to 128 conversions. If  $\overline{\text{PWDN}}$  is made synchronous to  $\text{FSYNC}$ , then  $t_{\text{NDR-FS}}$  is stable.

EXAS **NSTRUMENTS** 

SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**

options of data formats (TDM/Discrete and SCLK may be run as fast as the CLK frequency. Fixed/Dynamic data positions). The FORMAT[2:0] SCLK may be either in free-running or stop-clock inputs are used to select among the options. [Table](#page-29-0) 14 operation between conversions. Note that one  $f_{CLK}$  is lists the available options. See the *DOUT Modes* required after the falling edge of  $\overline{DRDY}$  until the first lists the available options. See the **DOUT [Modes](#page-30-0)** required after the falling edge of **DRDY** until the first section for details of the DOUT Mode and Data rising edge of SCLK. For best performance, limit

<span id="page-29-0"></span>

<b>FORMAT[2:0]</b>	<b>INTERFACE</b> <b>PROTOCOL</b>	<b>DOUT</b> <b>MODE</b>	<b>DATA</b> <b>POSITION</b>
000	SPI	<b>TDM</b>	Dynamic
001	<b>SPI</b>	TDM	Fixed
010	<b>SPI</b>	<b>Discrete</b>	
011	Frame-Sync	<b>TDM</b>	Dynamic
100	Frame-Sync	TDM	Fixed
101	Frame-Sync	<b>Discrete</b>	
110	<b>Modulator Mode</b>		

Data are retrieved from the ADS1274/78 using the serial interface. Two protocols are available: SPI and Frame-Sync. The same pins are used for both<br>interfaces: SCLK, DRDY/FSYNC, DOUT[4:1] interfaces: SCLK, DRDY/FSYNC,<br>(DOUT[8:1] for ADS1278), and (DOUT[8:1] for ADS1278), and DIN. The FORMAT[2:0] pins select the desired interface protocol. **Figure 76. DRDY Timing with No Readback**

## <span id="page-29-1"></span>**SPI SERIAL INTERFACE DOUT**

The SPI-compatible format is a read-only interface.<br>
Data ready for retrieval are indicated by the falling<br>
DRDY output and are shifted out on the falling edge<br>
of SCLK, MSB first. The interface can be<br>
daisy-chained using

frequency of 27MHz, maximum. For CLK input operation above 27MHz (High-Speed mode only), use Frame-Sync format. **DIN** 

input and shifts out data on DOUT on the falling be used with either the SPI or Frame-Sync formats.<br>
edge. It also shifts in data on the falling edge on DIN Data are shifted in on the falling edge of SCLK. When edge. It also shifts in data on the falling edge on DIN when this pin is being used for daisy-chaining. The using only one ADS1274/78, tie DIN low. See the device shifts data out on the falling edge and the user Daisy-Chaining section for more information. device shifts data out on the falling edge and the user normally shifts this data in on the rising edge.

**FORMAT[2:0]** Even though the SCLK input has hysteresis, it is Data can be read from the ADS1274/78 with two recommended to keep SCLK as clean as possible to prevent glitches from accidentally shifting the data.

rising edge of SCLK. For best performance, limit Position. For example  $f_{SCLK}/f_{CLK}$  to ratios of 1, 1/2, 1/4, 1/8, etc. When the device is configured for modulator output, SCLK **Table 14. Data Output Format** becomes the modulator clock output (see the *[Modulator](#page-34-0) Output section*).

### **DRDY/FSYNC (SPI Format)**

In the SPI format, this pin functions as the DRDY output. It goes low when data are ready for retrieval and then returns high on the falling edge of the first subsequent SCLK. If data are not retrieved (that is, SCLK is held low), DRDY pulses high just before the next conversion data are ready, as shown in [Figure](#page-29-1) 76. The new data are loaded within one CLK cycle before DRDY goes low. All data must be shifted out before this time to avoid being overwritten. **SERIAL INTERFACE PROTOCOLS**



is configured for modulator output,  $DOUT[4:1]/[8:1]$ NOTE: The SPI format is limited to a CLK input becomes the modulator data output for each channel<br>frequency of 27MHz, maximum, For CLK input (see the *Modulator Output* section).

This input is used when multiple ADS1274/78s are to<br>be daisy-chained together. The DOUT1 pin of the first The serial clock (SCLK) features a Schmitt-triggered device connects to the DIN pin of the next, etc. It can



## **FRAME-SYNC SERIAL INTERFACE DOUT**

Frame-Sync format is similar to the interface often The conversion data are shifted out on used on audio ADCs. It operates in slave DOUT[4:1]/[8:1]. The MSB data become valid on fashion—the user must supply framing signal FSYNC DOUT[4:1]/[8:1] after FSYNC goes high. The (similar to the *left/right clock* on stereo audio ADCs) subsequent bits are shifted out with each falling edge (similar to the *left/right clock* on stereo audio  $ADCs$ ) and the serial clock SCLK (similar to the bit clock on of SCLK. If daisy-chaining, the data shifted in using audio ADCs). The data are output MSB first or DIN appear on DOUT[4:1]/[8:1] after all channel data<br>
left-iustified on the rising edge of FSYNC. When have been shifted out. When the device is configured left-justified on the rising edge of FSYNC. When using Frame-Sync format, the FSYNC and SCLK for modulator output, DOUT becomes the modulator inputs must be continuously running with the data output (see the *Modulator Output* section). inputs must be continuously running with the relationships shown in the [Frame-Sync](#page-8-0) Timing [Requirements](#page-8-0). **DIN**

<span id="page-30-0"></span>input and shifts out data on DOUT on the falling the falling edge of SCLK. When using only one<br>edge It also shifts in data on the falling edge on DIN ADS1274/78, tie DIN low. See the *Daisy-Chaining* edge. It also shifts in data on the falling edge on DIN when this pin is being used for daisy-chaining. Even section for more information. though SCLK has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches **DOUT MODES** from accidentally shifting the data. When using<br>
Frame-Sync interface protocols, the<br>
is shut down, the data readback will be corrupted.<br>
The number of SCLKs within a frame period (FSYNC DOUT pins, in a parallel data forma or the data for all channels are shifted out, in <sup>a</sup> serial clock) can be any power-of-2 ratio of CLK cycles (1, format, through <sup>a</sup> common pin, DOUT1 (TDM mode). 1/2, 1/4, etc), as long as the number of cycles is sufficient to shift the data output from all channels **TDM Mode** within one frame. When the device is configured for modulator output, SCLK becomes the modulator In TDM (time-division multiplexed) data output mode, clock output (see the *Modulator Output* section).

**[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**

This input is used when multiple ADS1274/78s are to **SCLK** be daisy-chained together. It can be used with either The serial clock (SCLK) features a Schmitt-triggered SPI or Frame-Sync formats. Data are shifted in on input and shifted in on input and shifts out data on DOUT on the falling the falling edge of SCLK. When using only one

the data for all channels are shifted out, in sequence, on a single pin (DOUT1). As shown in [Figure](#page-30-1) 77, the **DRDY/FSYNC (Frame-Sync Format)** data from channel 1 are shifted out first, followed by In Frame-Sync format, this pin is used as the FSYNC<br>input. The frame-sync input (FSYNC) sets the frame<br>period, which must be the same as the data rate. The<br>required number of  $f_{CLK}$  cycles to each FSYNC period<br>depends on each frame  $(f_{CLK}/f_{DATA})$ . If the FSYNC period is not<br>the proper value, data readback will be corrupted.<br>the data format of the TDM mode can be fixed or dynamic.

<span id="page-30-1"></span>

**Figure 77. TDM Mode (All Channels Enabled)**



In this TDM data output mode, the data position of In this TDM data output mode, when a channel is the channels remain fixed, regardless of whether the powered down, the data from higher channels shift channels shift channels are powered down. If a channel is powered one position in the data stream to fill the vacated d down, the data are forced to zero but occupy the slot. [Figure](#page-31-0) 79 shows the data stream with channel 1 same position within the data stream. [Figure](#page-31-1) 78 and channel 3 powered down. shows the data stream with channel 1 and channel 3 powered down. **Discrete Data Output Mode**

### **TDM Mode, Fixed-Position Data TDM Mode, Dynamic Position Data**

one position in the data stream to fill the vacated data

In Discrete data output mode, the channel data are shifted out in parallel using individual channel data output pins DOUT[4:1]/[8:1]. After the 24th SCLK, the channel data are forced to zero. The data are also forced to zero for powered down channels. [Figure](#page-32-1) 80 shows the discrete data output format.



**Figure 78. TDM Mode, Fixed-Position Data (Channels 1 and 3 Shown Powered Down)**

<span id="page-31-1"></span>

<span id="page-31-0"></span>**Figure 79. TDM Mode, Dynamic Position Data (Channels 1 and 3 Shown Powered Down)**





**Figure 80. Discrete Data Output Mode**

## <span id="page-32-1"></span><span id="page-32-0"></span>**DAISY-CHAINING Table 15. Maximum Channels in a Daisy-Chain**

<span id="page-32-2"></span>Multiple ADS1274/78s can be daisy-chained together to output data on a single pin. The DOUT1 data output pin of one device is connected to the DIN of the next device. As shown in [Figure](#page-33-0) 81, the DOUT1 pin of device 1 provides the output data to a controller, and the DIN of device 2 is grounded. [Figure](#page-33-1) 82 shows the data format when reading back data.

The maximum number of channels that may be daisy-chained in this way is limited by the frequency of  $f_{SCLK}$ , the mode selection, and the CLKDIV input. Whether the interface protocol is SPI or Frame-Sync,<br>The frequency of  $f_{SCLK}$  must be high enough to it is recommended to synchronize all devices by tying The frequency of  $f_{SCLK}$  must be high enough to completely shift the data out from all channels within one f<sub>DATA</sub> period. [Table](#page-32-2) 15 lists the maximum number protocol, it is only necessary to monitor the DRDY of daisy-chained channels when f<sub>SCI K</sub> = f<sub>CI K</sub>. output of one ADS1274/78. of daisy-chained channels when  $f_{SCLK} = f_{CLK}$ .

To increase the number of data channels possible in In Frame-Sync interface protocol, the data from all a chain, a segmented DOUT scheme may be used, devices are ready after the rising edge of FSYNC. producing two data streams. [Figure](#page-33-2) 83 illustrates four<br>ADS1274/78s, with pairs of ADS1274/78s Since DOUT1 and DIN are both shifted on the falling<br>daisy-chained together. The channel data of each<br>daisy-chained pair are shif channels.





the SYNC inputs together. When synchronized in SPI





<span id="page-33-0"></span>NOTE: The number of chained devices is limited by the SCLK rate and device mode.





**Figure 82. Daisy-Chain Data Format of [Figure](#page-33-0) 81 (ADS1278 shown)**

<span id="page-33-1"></span>

<span id="page-33-2"></span>NOTE: The number of chained devices is limited by the SCLK rate and device mode.

**Figure 83. Segmented DOUT Daisy-Chain, Frame-Sync Protocol (FORMAT[2:0] = 011 or 100)**



The ADS1274/78 has three power supplies: AVDD, The ADS1274/78 incorporates a 6th-order, single-bit, DVDD, and IOVDD. AVDD is the analog supply that chopper-stabilized modulator followed by a powers the modulator, DVDD is the digital supply that multi-stage digital filter that yields the conversion powers the digital core, and IOVDD is the digital I/O results. The data stream output of the modulator is power supply. The IOVDD and DVDD power supplies available directly, bypassing the internal digital filter. can be tied together if desired (+1.8V). To achieve The digital filter is disabled, reducing the DVDD rated performance, it is critical that the power current, as shown in Table 16. In this mode, an rated performance, it is critical that the power supplies are bypassed with 0.1μF and 10μF external digital filter implemented in an ASIC, FPGA, capacitors placed as close as possible to the supply or similar device is required. To invoke the modulator pins. A single 10μF ceramic capacitor may be output, tie FORMAT[2:0], as shown in [Figure](#page-34-2) 85. substituted in place of the two capacitors. DOUT[4:1]/[8:1] then becomes the modulator data

<span id="page-34-1"></span>supplies are tied together). Each supply has an internal reset circuit whose outputs are summed **Table 16. Modulator Output Clock Frequencies** together to generate <sup>a</sup> global power-on reset. After the supplies have exceeded the reset thresholds.  $2^{18}$  $f_{CLK}$  cycles are counted before the converter initiates the conversion process. Following the CLK cycles, the data for 129 conversions are suppressed by the ADS1274/78 to allow output of fully-settled data. In SPI protocol, DRDY is held high during this interval. In frame-sync protocol, DOUT is forced to zero. The power supplies should be applied before any analog or digital pin is driven. For consistent performance, assert SYNC after device power-on when data first appear.



<span id="page-34-3"></span><span id="page-34-2"></span>(1) The power-supply reset thresholds are approximate.

## **Figure 84. Start-Up Sequence**

## **[www.ti.com](http://www.ti.com)** SBAS367F –JUNE 2007–REVISED FEBRUARY 2011

## <span id="page-34-0"></span>**POWER SUPPLIES MODULATOR OUTPUT**

[Figure](#page-34-2) 84 shows the start-up sequence of the<br>ADS1274/78. At power-on, bring up the DVDD supply<br>first, followed by IOVDD and then AVDD. Check the<br>power-supply sequence for proper order, including<br>the ramp rate of each suppl





(1) The ADS1274 has four channels; the ADS1278 has eight channels.

**Figure 85. Modulator Output**



<span id="page-35-1"></span>In modulator output mode, the frequency of the **Table 17. Test Mode Pin Map (TEST[1:0] = 11)** modulator clock output (SCLK) depends on the mode selection of the ADS1274/78. [Table](#page-34-1) 16 lists the **In** modulator clock output frequency and DVDD current versus device mode.

[Figure](#page-35-0)  $86$  shows the timing relationship of the modulator clock and data outputs.

The data output is a modulated 1s density data stream. When  $V_{IN} = +V_{REF}$ , the 1s density is approximately 80% and when  $V_{IN} = -V_{REF}$ , the 1s density is approximately 20%.



**Figure 86. Modulator Output Timing VCOM OUTPUT**

The test mode feature of the ADS1274 and ADS1278 drivers. The drive capability of the output is limited; allows continuity testing of the digital I/O pins. In this therefore, the output should only be used to drive mode, the normal functions of the digital pins are high-impedance nodes (> 1MΩ). In some cases, and<br>disabled and routed to each other as pairs through external buffer may be necessary. A 0.1uE bynass disabled and routed to each other as pairs through external buffer may be necessary. A 0.1µF bypass internal logic, as shown in Table 17. The pins in the expression commended to reduce poise pickup left column drive the output pins in the right column. **Note:** some of the digital input pins become outputs; these outputs must be accommodated in the design. The analog input, power supply, and ground pins all remain connected as normal. The test mode is engaged by setting the pins TEST  $[1:0] = 11$ . For normal converter operation, set TEST[1:0] = 00. Do not use '01' or '10'.



<span id="page-35-0"></span>The VCOM pin provides a voltage output equal to **PIN TEST USING TEST[1:0] INPUTS** AVDD/2. The intended use of this output is to set the output common-mode level of the analog input capacitor is recommended to reduce noise pickup.



**Figure 87. VCOM Output**



## **APPLICATION INFORMATION**

- 1.95V; (for 32.768MHz <  $f_{CLK}$  ≤ 37MHz: 2.0V to 2.2V) the range of IOVDD is 1.65V to 3.6V; may be necessary.<br>AVDD is restricted to 4.75V to 5.25V. For all
- separate digital and analog grounds are used, to preserve the ac common-mode performance.<br>
connect the grounds together at the converter.<br>
7. Companent Placement: Place the power supply
- helps to reduce ringing on the digital lines (ringing the device than the smaller ceramic capacitors. may lead to degraded ADC performance).
- together, keeping them away from digital circuitry (DSP, microcontroller, logic). Avoid crossing digital tracks across analog tracks to reduce noise coupling and crosstalk.
- <span id="page-36-0"></span>5. **Reference Inputs:** It is recommended to use a To obtain the specified performance from the<br>ADS1274/78, the following layout and component<br>guidelines should be considered.<br>1. **Power Supplies:** The device requires three<br>1. **Power Supplies:** The device requires three<br>1. **Power Supplies:** The device requires three be driven by a low-impedance source. For best power supplies for operation: DVDD, IOVDD, and power supplies for operation: DVDD, IOVDD, and performance, the reference should have less than<br>AVDD. The allowed range for DVDD is 1.65V to and sulve in-band noise. For references with noise  $3\mu V_{RMS}$  in-band noise. For references with noise. higher than this level, external reference filtering
- AVDD is restricted to 4.75V to 5.25V. For all<br>supplies, use a 10µF tantalum capacitor,<br>bypassed with a 0.1µF ceramic capacitor and the differentially to achieve specified<br>close to the device pins. Alternatively, a single<br>1 I GE passball of the converter.<br>2. **Ground Plane:** A single ground plane connecting be used. They should be no larger than 1/10 the<br>both AGND and DGND pins can be used. If size of the difference capacitor (typically 100pF) size of the difference capacitor (typically 100pF)
- connect the grounds together at the converter. 7. **Component Placement:** Place the power supply, **Digital Inputs:** It is recommended to analog input, and reference input bypass source-terminate the digital inputs to the device source-terminate the digital inputs to the device  $\frac{1}{2}$  capacitors as close as possible to the device with  $50\Omega$  series resistors. The resistors should be  $\frac{1}{2}$  pins. This layout is particularly important for with 50Ω series resistors. The resistors should be pins. This layout is particularly important for placed close to the driving end of digital source small-value ceramic capacitors. Larger (bulk) placed close to the driving end of digital source small-value ceramic capacitors. Larger (bulk)<br>(oscillator, logic gates, DSP, etc.) This placement decoupling capacitors can be located farther from decoupling capacitors can be located farther from

[Figure](#page-37-0) <sup>88</sup> to [Figure](#page-38-0) <sup>90</sup> illustrate basic connections 4. **Analog/Digital Circuits:** Place analog circuitry and interfaces that can be used with the ADS1274. (input buffer, reference) and associated tracks

## **[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**



### SBAS367F –JUNE 2007–REVISED FEBRUARY 2011 **[www.ti.com](http://www.ti.com)**



(1) External Schottky clamp diodes or series resistors may be needed to prevent overvoltage on the inputs. Place the THS4521 drivers close to the ADS1278 inputs.

(2) Indicates ceramic capacitors.

(3) Indicates COG ceramic capacitors.

(4) Optional. For pin test mode.

(5) U1: SN74LVC1G04; U2: SN74LVC2G74. These components re-clock the ADS1274/78 data output to interface to the TMS320VC5509.

<span id="page-37-0"></span>(6) If CLK > 32.768MHz, use the REF5020 and DVDD = 2.1V.

## **Figure 88. ADS1274 Basic Connection Drawing**





- (1) Bypass with 10μF and 0.1μF capacitors.
- (1) Bypass with 10μF and 0.1μF capacitors.<br>(2) 2.7nF for Low-Power mode; 15nF for Low-Speed mode. (2) 10nF for Low-Power mode; 56nF for Low-Speed mode.
- <span id="page-38-0"></span>(3) Alternate driver OPA1632 (using ±12V supplies).

# **Figure 89. Basic Differential Input Signal**

## **[www.ti.com](http://www.ti.com)** SBAS367F –JUNE 2007–REVISED FEBRUARY 2011

**[ADS1274](http://focus.ti.com/docs/prod/folders/print/ads1274.html) [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)**



- 
- 
- (3) Alternate driver OPA1632 (using ±12V supplies).

### **Figure 90. Basic Single-Ended Input Signal Interface**



The PowerPAD concept is implemented in standard<br>
epoxy resin package material. The integrated circuit<br>
Using a thermal pad identical in size to the die pad epoxy resin package material. The integrated circuit<br>is attached to the leadframe die pad using thermally<br>conductive epoxy. The package is molded so that the<br>leadframe die pad is exposed at a surface of the<br>package. This d of the leadframe die pad is located on the printed [Figure](#page-39-0) 91 illustrates a cross-section view of a circuit board (PCB) side of the package, allowing the PowerPAD package. circuit board (PCB) side of the package, allowing the

**PowerPAD THERMALLY-ENHANCED** die pad to be attached to the PCB using standard<br> **PACKAGING** flow soldering techniques This configuration allows flow soldering techniques. This configuration allows efficient attachment to the PCB and permits the board



<span id="page-39-0"></span>**Figure 91. Cross-Section View of a PowerPAD Thermally-Enhanced Package**



heatsink, while the power plane is thermally isolated **Additional PowerPAD Package Information** from the thermal vias.

ground plane layer. The ground plane is used as a<br>heatsink in this application. It is very important that<br>the ADS1274, it is recommended that the hardware<br>the thermal via diameter be no larger than 13mils in<br>order to avoid process. Solder wicking results in thermal voids that reduce heat dissipation efficiency and hampers heat flow away from the IC die.

**PowerPAD PCB Layout Considerations** The via connections to the thermal pad and internal [Figure](#page-40-0) 92 shows the recommended layer structure for<br>thermal management when using a PowerPad<br>package on a 4-layer PCB design. Note that the<br>thermal pad is placed on both the top and bottom<br>sides of the board. The ground pl

[Figure](#page-41-0) 93 shows the required thermal pad etch<br>pattern for the HTQFP-64 package used for the<br>ADS1274. Nine 13mil (0.33mm) thermal vias plated<br>with 1 ounce of copper are placed within the thermal<br>pad area for the purpose of



<span id="page-40-0"></span>**Figure 92. Recommended PCB Structure for a 4-Layer Board**





<span id="page-41-0"></span>**Figure 93. Thermal Pad Etch and Via Pattern for the HTQFP-64 Package**



## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



### **Changes from Revision D (July 2009) to Revision E Page**

• Added supplemental timing requirements (tDOPD) to SPI Format Timing Specification table ... [8](#page-7-0)

Added supplemental timing requirements ( $t_{DOPD}$  and  $t_{MSEPD}$ ) to Frame-Sync Format Timing Specification table ................. [9](#page-8-1)



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com 10-Dec-2020

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **OTHER QUALIFIED VERSIONS OF ADS1278 :**

- Enhanced Product: [ADS1278-EP](http://focus.ti.com/docs/prod/folders/print/ads1278-ep.html)
- <sub>●</sub> Space: [ADS1278-SP](http://focus.ti.com/docs/prod/folders/print/ads1278-sp.html)

NOTE: Qualified Version Definitions:

- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



**TEXAS** 

## **TAPE AND REEL INFORMATION**

**STRUMENTS** 



\*All dimensions are nominal



### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







# **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Dec-2024



\*All dimensions are nominal



**10 x 10, 0.5 mm pitch** QUAD FLATPACK

# **GENERIC PACKAGE VIEW**

**PAP 64 HTQFP - 1.2 mm max height** 

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **PACKAGE OUTLINE**

# **PAP0064G PowerPAD TQFP - 1.2 mm max height** TM

PLASTIC QUAD FLATPACK



### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs.
- 4. Strap features may not be present.
- 5. Reference JEDEC registration MS-026.



# **EXAMPLE BOARD LAYOUT**

# **PAP0064G PowerPAD TQFP - 1.2 mm max height** TM

PLASTIC QUAD FLATPACK



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.



# **EXAMPLE STENCIL DESIGN**

# **PAP0064G PowerPAD TQFP - 1.2 mm max height** TM

PLASTIC QUAD FLATPACK



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated