

AMC0x36 Precision, ±1V Input, Basic and Reinforced Isolated Delta-Sigma Modulators With External Clock

1 Features

- Linear input voltage range: ±1V
- High input impedance: 1GΩ (typical)
- Supply voltage range:
 - High-side (AVDD): 3.0V to 5.5V
 - Low-side (DVDD): 2.7V to 5.5V
- Low DC errors:
 - Offset error: ±0.9mV (maximum)
 - Offset drift: 8.5µV/°C (maximum)
 - Gain error: ±0.25% (maximum)
 - Gain drift: ±35ppm/°C (maximum)
- High CMTI: 150V/ns (minimum)
- Missing high-side supply detection
- Low EMI: Meets CISPR-11 and CISPR-25 standards
- Isolation ratings:
 - AMC0236: Basic isolation
 - AMC0336: Reinforced Isolation
- Safety-related certifications:
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL1577
- Fully specified over the extended industrial temperature range: -40°C to +125°C

2 Applications

- Motor drives
- Photovoltaic inverters
- Server Power Supply Units (PSU)
- **Energy Storage Systems**

3 Description

The AMC0x36 is a precision, galvanically isolated delta-sigma ($\Delta\Sigma$) modulator with a ±1V, high impedance input and external clock. The highimpedance input is optimized for connection to highimpedance resistive dividers or other voltage signal sources with high output resistance.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels. The isolation barrier is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation up to 5kV_{RMS} (DWV package) and basic isolation up to 3kV_{RMS} (D package) (60s).


The output bitstream of the AMC0x36 is synchronized to an external clock. Combined with a sinc3, OSR 256 filter, the device achieves 14.8 effective bits of resolution or 89dB of dynamic range, at a sample rate of 39kSPS.

The AMC0x36 devices come in 8-pin, wide- and narrow-body SOIC packages, and are fully specified over the temperature range from -40°C to +125°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
AMC0236	D (SOIC 8)	4.9mm × 6.0mm
AMC0336 (3)	DWV (SOIC 8)	5.85mm × 11.5mm

- For more information, see the Mechanical, Packaging, and Orderable Information section.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- PRODUCT PREVIEW



Typical Application



Table of Contents

1 Features	1
2 Applications	1 7
3 Description	1
4 Device Comparison Table	3
5 Pin Configuration and Functions	4
6 Specifications	5
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	<mark>5</mark>
6.3 Recommended Operating Conditions	6
6.4 Thermal Information (D Package)	7
6.5 Thermal Information (DWV Package)	8
6.6 Power Ratings	8
6.7 Insulation Specifications (Basic Isolation)	
6.8 Insulation Specifications (Reinforced Isolation)	10
6.9 Safety-Related Certifications (Basic Isolation)	11
6.10 Safety-Related Certifications (Reinforced	
Isolation)	
6.11 Safety Limiting Values (D Package)	
6.12 Safety Limiting Values (DWV Package)	
6.13 Electrical Characteristics	15 1
6.14 Switching Characteristics	16 1
6.15 Timing Diagrams	
6.16 Insulation Characteristics Curves	17

	6.17 Typical Characteristics	18
_	Detailed Description	
•		
	7.1 Overview	
	7.2 Functional Block Diagram	
	7.3 Feature Description	
	7.4 Device Functional Modes	.25
8	Application and Implementation	. 26
	8.1 Application Information	
	8.2 Typical Application	
	8.3 Best Design Practices	
	8.4 Power Supply Recommendations	.31
	8.5 Layout	.31
9	Device and Documentation Support	
	9.1 Documentation Support	
	9.2 Receiving Notification of Documentation Updates	
	9.3 Support Resources	
	9.4 Trademarks	
	9.5 Electrostatic Discharge Caution	
	9.6 Glossary	
1	0 Revision History	
		. 32
1	1 Mechanical, Packaging, and Orderable	
	Information	. 32



4 Device Comparison Table

PARAMETER	AMC0236	AMC0336 (1)
Isolation rating per VDE 0884-17	Basic	Reinforced
Package	Narrow-body SOIC (D)	Wide-body SOIC (DWV)

(1) PRODUCT PREVIEW

5 Pin Configuration and Functions




Figure 5-1. DWV and D Package, 8-pin SOIC (Top View)

Table 5-1. Pin Functions

P	IN	TYPE	
NO.	NAME	IIFE	DESCRIPTION
1	AVDD	High-side power	Analog (high-side) power supply ⁽¹⁾
2	INP	Analog input	Noninverting analog input. Connect a 10nF filter capacitor from INP to SNSN.
3	SNSN	Analog input	AGND sense pin and inverting input to the modulator. Connect to AGND.
4	AGND	High-side ground	Analog (high-side) ground
5	DGND	Low-side ground	Digital (low-side) ground
6	DOUT	Digital output	Modulator data output
7	CLKIN	Digital input	Modulator clock input with internal pulldown resistor (typical value: 1.5MΩ)
8	DVDD	Low-side power	Digital (low-side) power supply ⁽¹⁾

⁽¹⁾ See the *Power Supply Recommendations* section for power-supply decoupling recommendations.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Power-supply voltage	High-side AVDD to AGND	-0.3	6.5	V	
Fower-supply voltage	Low-side DVDD to DGND	-0.3	6.5	V	
Analog input voltage	INP to AGND	AGND – 3	AVDD + 0.5	V	
Digital input voltage	CLKIN to DGND	DGND - 0.5	DVDD+ 0.5	V	
Digital output voltage	DOUT to DGND	DGND - 0.5	DVDD + 0.5	V	
Input current	Continuous, any pin except power-supply pins	-10	10	mA	
Temperature	Junction, T _J		150	°C	
Temperature	Storage, T _{stg}	-65	150	C	

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectrostatic discharge	Charged-device model (CDM), per per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		·	MIN	NOM	MAX	UNIT
POWER	SUPPLY					
AVDD	Hgh-side power supply	AVDD to AGND	3	5.0	5.5	V
DVDD	Low-side power supply	DVDD to DGND	2.7	3.3	5.5	V
ANALOG	INPUT	•				
V _{Clipping}	Input voltage before clipping output	$V_{IN} = V_{INP} - V_{SNSN}$		±1.25		V
V_{FSR}	Specified linear differential input voltage	$V_{IN} = V_{INP} - V_{SNSN}$	-1		1	V
DIGITAL	I/O	<u>'</u>				
V _{IO}	Digital input/output voltage		0		DVDD	V
f _{CLKIN}	Input clock frequency		5	10	11	MHz
t _{HIGH}	Input clock high time		40	50	110	ns
t _{LOW}	Input clock low time		40	50	110	ns
TEMPER	ATURE RANGE	•				
T _A	Specified ambient temperature		-40		125	°C



6.4 Thermal Information (D Package)

	THERMAL METRIC(1)	D (SOIC)	UNIT
	I DERIMAL METRIC	8 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	58.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	58.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application



6.5 Thermal Information (DWV Package)

	n-to-case (top) thermal resistance 45.1 °C/W n-to-board thermal resistance 63.0 °C/W n-to-top characterization parameter 14.3 °C/W n-to-board characterization parameter 61.1 °C/W		
	I DERIMAL METRIC	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	102.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	45.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	63.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	14.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	61.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

6.6 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides)	AVDD = DVDD = 5.5V	67	mW
P _{D1}	Maximum power dissipation (high-side)	AVDD = 5.5V	39	mW
P _{D2}	Maximum power dissipation (low-side)	DVDD = 5.5V	28	mW

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



6.7 Insulation Specifications (Basic Isolation)

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL		1	
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 4	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 4	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the insulation	≥ 15.4	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 300V _{RMS}	I-IV	
	per IEC 60664-1	Rated mains voltage ≤ 600V _{RMS}	1-111	
DIN EN	IEC 60747-17 (VDE 0884-17)(2)			
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1130	V _{PK}
.,	Maximum-rated isolation	At AC voltage (sine wave)	800	V _{RMS}
CPG DTI CTI DIN EN IE VIORM VIOTM VIOTM VIOSM	working voltage	At DC voltage	1130	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	4250	V _{PK}
V _{IMP}	Maximum impulse voltage(3)	Tested in air, 1.2/50µs waveform per IEC 62368-1	5000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V _{PK}
	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	≤ 5	pC
		Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.3 \times V_{IORM}$, $t_m = 10s$	≤ 5	
9 _{pd}		Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 1s$, $V_{pd(m)} = 1.5 \times V_{IORM}$, $t_m = 1s$	≤ 5	
		Method b2, at routine test (100% production) ⁽⁷⁾ , $V_{pd(ini)} = V_{IOTM} = V_{pd(m)}$, $t_{ini} = t_m = 1s$	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5V _{PP} at 1MHz	≅1.5	pF
		V _{IO} = 500V at T _A = 25°C	> 10 ¹²	
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
	input to output(°)	V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
JL1577	<u> </u>	·	1	
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production test)	3000	V _{RMS}

- Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Maintain the creepage and clearance distance of a board design to make sure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting
- grooves, ribs, or both on a PCB are used to help increase these specifications.

 This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured (2) by means of suitable protective circuits.
- Testing is carried out in air to determine the surge immunity of the package.
- Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier. (4)
- Apparent charge is electrical discharge caused by a partial discharge (pd). (5)
- All pins on each side of the barrier are tied together, creating a two-pin device.
- Either method b1 or b2 is used in production.



6.8 Insulation Specifications (Reinforced Isolation)

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT	
GENER	AL			_	
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm	
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm	
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 15.4	μm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V	
	Material group	According to IEC 60664-1	I		
	Overvoltage category	Rated mains voltage ≤ 300V _{RMS}	I-IV		
	per IEC 60664-1	Rated mains voltage ≤ 6000V _{RMS}	1-111		
DIN EN	IEC 60747-17 (VDE 0884-17)(2)				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	2120	V _{PK}	
V _{IOWM} Maximum-rated isolation		At AC voltage (sine wave)		V _{RMS}	
VIOWM	working voltage	At DC voltage	2120	V _{DC}	
V _{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60s (qualification test), $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1s (100% production test)	7000	V _{PK}	
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50µs waveform per IEC 62368-1	7700	V _{PK}	
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50µs waveform per IEC 62368-1	10000	V _{PK}	
	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	≤ 5		
a		Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10s$	≤ 5	pC	
q _{pd}		Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1$ s	≤ 5		
		Method b2, at routine test $(100\% \text{ production})^{(7)}$ $V_{pd(ini)} = V_{pd(m)} = 1.2 \times V_{IOTM}$, $t_{ini} = t_m = 1s$	≤ 5		
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5V _{PP} at 1MHz	≅1.5	pF	
		V _{IO} = 500V at T _A = 25°C	> 10 ¹²		
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω	
	par to sarpar	V _{IO} = 500V at T _S = 150°C	> 10 ⁹		
	Pollution degree		2		
	Climatic category		55/125/21		
UL1577	·			·	
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO}$, t = 60s (qualification test), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1s (100% production test)	5000	V _{RMS}	

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Maintain the creepage and clearance distance of a board design to make sure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.



6.9 Safety-Related Certifications (Basic Isolation)

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN 61010-1 (VDE 0411-1) Clause : 6.4.3 ; 6.7.1.3 ; 6.7.2.1 ; 6.7.2.2 ; 6.7.3.4.2 ; 6.8.3.1	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Basic insulation	Single protection
Certificate number: Pending	File number: Pending



6.10 Safety-Related Certifications (Reinforced Isolation)

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause: 5.4.3; 5.4.4.4; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: Pending	File number: Pending

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



6.11 Safety Limiting Values (D Package)

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current	R _{θJA} = 116.5°C/W, VDDx = 5.5V, T _J = 150°C, T _A = 25°C			195	mA
Ps	Safety input, output, or total power	$R_{\theta JA} = 116.5^{\circ}C/W, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			1070	mW
T _S	Maximum safety temperature				150	°C

The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{0JA}, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature. $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high-side and low-side.



6.12 Safety Limiting Values (DWV Package)

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current	R _{θJA} = 102.8°C/W, VDDx = 5.5V, T _J = 150°C, T _A = 25°C			220	mA
Ps	Safety input, output, or total power	$R_{\theta JA} = 102.8^{\circ}C/W, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			1210	mW
T _S	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature.

 $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high-side and low-side.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



6.13 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C, AVDD = 3.0V to 5.5V, DVDD = 2.7V to 5.5V, $V_{\text{INP}} = -1\text{V}$ to +1V, and SNSN = AGND; typical specifications are at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, DVDD = 3.3V, and $f_{\text{CLKIN}} = 10\text{MHz}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	INPUT		'				
C _{IN}	Input capacitance	f _{CLKIN} = 10MHz		2		pF	
R _{IN}	Input resistance	INP pin to AGND, SNSN = AGND	0.1	1		GΩ	
I _{IB}	Input bias current ⁽¹⁾	INP = AGND	-10	±3	10	nA	
CMTI	Common-mode transient immunity		150			V/ns	
DC ACCU	RACY		'				
Eo	Offset error	T _A = 25°C, INP = AGND	-0.9	±0.08	0.9	mV	
TCEO	Offset error temperature drift ⁽³⁾			3.5	8.5	μV/°C	
E _G	Gain error ⁽¹⁾	Initial, at $T_A = 25^{\circ}C$, $V_{INP} = 1V$ or $V_{INP} = -1V$	-0.25	±0.02	0.25	%	
TCE _G	Gain error temperature drift ⁽⁴⁾		-35	±10	35	ppm/°C	
INL	Integral nonlinearity ⁽²⁾	Resolution: 16 bits	-6	±1	6	LSB	
DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB	
PSRR	Power-supply rejection ratio	AVDD DC PSRR, IN = AGND, AVDD from 3.0V to 5.5V		-83		dB	
		AVDD AC PSRR, IN = AGND, AVDD with10kHz / 100mV ripple		-63		uБ	
AC ACCU	RACY		<u>'</u>				
SNR	Signal-to-noise ratio	$V_{IN} = 2V_{PP}, f_{IN} = 1kHz$	86	89		dB	
SINAD	Signal-to-noise + distortion	$V_{IN} = 2V_{PP}, f_{IN} = 1kHz$	77	88		dB	
THD	Total harmonic distortion ⁽⁵⁾	$V_{IN} = 2V_{PP}, f_{IN} = 1kHz$		-91	-80	dB	
DIGITAL I	NPUT (CMOS Logic With Schmitt-Trig	ger)					
I _{IN}	Input current	DGND ≤ V _{IN} ≤ DVDD			7	μA	
C _{IN}	Input capacitance			4		pF	
V _{IH}	High-level input voltage		0.7 x DVDD		DVDD + 0.3	V	
V _{IL}	Low-level input voltage		-0.3		0.3 x DVDD	V	
DIGITAL (OUTPUT (CMOS)		<u>'</u>				
C _{LOAD}	Output load capacitance	f _{CLKIN} = 10MHz		15	30	pF	
V _{OH}	High-level output voltage	I _{OH} = -4mA	DVDD - 0.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4mA			0.4	V	
POWER S	SUPPLY		<u>'</u>				
I _{AVDD}	High-side supply current			5.3	7	mA	
I _{DVDD}	Low-side supply current	C _{LOAD} = 15pF		3.6	5	mA	
A) /DD	High-side undervoltage detection	AVDD rising	2.4	2.6	2.7		
avdd _{uv}	threshold	AVDD falling	1.9	2.0	2.1	V	
חייים	Low-side undervoltage detection	DVDD rising	2.3	2.5	2.7		
DVDD _{UV}	threshold	DVDD falling	1.9	2.0	2.1	V	

- (1) The typical value includes one sigma statistical variation.
- (2) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.
- (3) Offset error drift is calculated using the box method, as described by the following equation: TCE_O = (value_{MAX} - value_{MIN}) / TempRange
- (4) Gain error drift is calculated using the box method, as described by the following equation: TCE_G (ppm) = ((value_{MAX} - value_{MIN}) / (value x TempRange)) X 10⁶
- (5) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.



6.14 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _H	DOUT hold time after rising edge of CLKIN	C _{LOAD} = 15pF	10			ns
t _D	Rising edge of CLKIN to DOUT valid delay	C _{LOAD} = 15pF			35	ns
	DOUT rise time	10% to 90%, 2.7V ≤ DVDD ≤ 3.6V, C _{LOAD} = 15pF		2.5	6	ns
L _r		10% to 90%, 4.5V ≤ DVDD ≤ 5.5V, C _{LOAD} = 15pF		3.2	6	115
	DOUT fall time	10% to 90%, 2.7V ≤ DVDD ≤ 3.6V, C _{LOAD} = 15pF		2.2	6	20
ιf	DOOT fall time	10% to 90%, 4.5V ≤ DVDD ≤ 5.5V, C _{LOAD} = 15pF		2.9	6	ns
t _{START}	Device start-up time	AVDD step from 0 to 3.0V with AVDD ≥ 2.7V to bitstream valid, 0.1% settling		30		μs

6.15 Timing Diagrams




Figure 6-1. Digital Interface Timing





Figure 6-2. Device Start-Up Timing



6.16 Insulation Characteristics Curves







Figure 6-3. Thermal Derating Curve for Safety-Limiting Current per VDE

Figure 6-4. Thermal Derating Curve for Safety-Limiting Power per VDE




T_A up to 150°C, stress-voltage frequency = 60Hz, isolation working voltage = 1500V_{RMS}, projected operating lifetime ≥50 years

Figure 6-5. Isolation Capacitor Lifetime Projection

6.17 Typical Characteristics


at AVDD = 5 V, DVDD = 3.3 V, V_{INP} = -1 V to 1 V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)





6.17 Typical Characteristics (continued)

at AVDD = 5 V, DVDD = 3.3 V, V_{INP} = -1 V to 1 V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)





7 Detailed Description

7.1 Overview


The AMC0x36 is a single-channel, second-order, CMOS, delta-sigma ($\Delta\Sigma$) modulator with a high impedance input, designed for high resolution voltage measurements. The isolated output of the converter (DOUT) provides a stream of digital ones and zeros synchronous to the external clock applied to the CLKIN pin. The time average of this serial output is proportional to the analog input voltage.

The modulator shifts the quantization noise to high frequencies; therefore, use a digital low-pass digital filter, such as a Sinc filter at the device output to increase overall performance. This filter also converts the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). Use a microcontroller (μC) or field-programmable gate array (FPGA) to implement the filter.

The overall performance (speed and resolution) depends on the selection of an appropriate oversampling ratio (OSR) and filter type. A higher OSR results in higher resolution while operating at a lower refresh rate. A lower OSR results in lower resolution, but provides data at a higher refresh rate. This system allows flexibility with the digital filter design and is capable of analog-to-digital conversion results with a dynamic range exceeding 89dB with OSR = 256.

The silicon-dioxide (SiO₂) based capacitive isolation barrier supports a high level of magnetic field immunity; see the *ISO72x Digital Isolator Magnetic-Field Immunity* application note. The AMC0x36 uses an on-off keying (OOK) modulation scheme to transmit data across the isolation barrier. This modulation and the isolation barrier characteristics, result in high reliability in noisy environments and high common-mode transient immunity.

7.2 Functional Block Diagram



Submit Document Feedback

7.3 Feature Description

7.3.1 Analog Input

The high-impedance input buffer on the INP pin feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the *Isolation Channel Signal Transmission* section.

For reduced offset and offset drift, the input buffer is chopper-stabilized with the chopping frequency set at f_{CLKIN}/16. Figure 7-1 shows the spur at 625kHz that is generated by the chopping frequency for a modulator clock of 10MHz.




Figure 7-1. Quantization Noise Shaping

There are two restrictions on the analog input signal. First, if the input voltage exceeds the value specified in the *Absolute Maximum Ratings* table, the input current must be limited to 10mA. This limitation is caused by the device input electrostatic discharge (ESD) diodes turning on. Second, linearity and noise performance are specified only when the input voltage is within the linear full-scale range (V_{FSR}). V_{FSR} is specified in the *Recommended Operating Conditions* table.



7.3.2 Modulator

Figure 7-2 conceptualizes the second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator implemented in the AMC0x36. The output V₅ of the 1-bit, digital-to-analog converter (DAC) is subtracted from the input voltage V_{IN} = (V _{INP} – V _{SNSN}). This subtraction provides an analog voltage V₁ at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage. The result or the second integration is an output voltage V₃ that is summed with the input signal V_{IN} and the output of the first integrator V₂. Depending on the value of the resulting voltage V₄, the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage V₅. Thus, causing the integrators to progress in the opposite direction and forcing the integrator output value to track the average value of the input.




Figure 7-2. Block Diagram of the Second-Order Modulator

7.3.3 Isolation Channel Signal Transmission

The AMC0x36 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-3, to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX) as illustrated in the *Functional Block Diagram* transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one*. However, TX does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC0x36 is 480MHz.

The AMC0x36 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and the lowest level of radiated emissions. The high-frequency carrier and RX/TX buffer switching cause these emissions.




Figure 7-3. OOK-Based Modulation Scheme

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

7.3.4 Digital Output

An input signal of 0V ideally produces a stream of ones and zeros that are high 50% of the time. An input of 1V produces a stream of ones and zeros that are high 90.0% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 58982. An input of −1V produces a stream of ones and zeros that are high 10.0% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 6554. These input voltages are also the specified linear range of the AMC0x36. If the input voltage value exceeds this range, the output of the modulator shows increasing nonlinear behavior as the quantization noise increases. The modulator output clips with a constant stream of zeros at an input ≤−1.25V or with a constant stream of ones at an input ≥1.25V. In this case, however, the AMC0x36 generates a single 1 or 0 every 128 clock cycles to indicate proper device function. A single 1 is generated if the input is at negative fullscale and a 0 is generated if the input is at positive fullscale. See the *Output Behavior in Case of a Full-Scale Input* section for more details. Figure 7-4 shows the input voltage versus the output modulator signal.



Figure 7-4. Modulator Output vs Analog Input

Calculate the density of ones in the output bitstream with Equation 1 for any input voltage $V_{IN} = (V_{INP} - V_{SNSN})$ value. The only exception is a fullscale input signal. See the *Output Behavior in Case of a Full-Scale Input* section.

$$\rho = (|V_{\text{Clipping}}| + V_{\text{IN}}) / (2 \times V_{\text{Clipping}})$$
(1)

7.3.4.1 Output Behavior in Case of a Full-Scale Input

If a fullscale input signal is applied to the AMC0x36, the device generates a single one or zero every 128 bits at DOUT. Figure 7-5 shows a timing diagram of this process. A single 1 or 0 is generated depending on the actual polarity of the signal being sensed. A fullscale signal is defined as $|V_{INP} - V_{SNSN}| \ge |V_{Clipping}|$. In this way, differentiating between a missing AVDD and a fullscale input signal is possible on the system level. See the *Diagnosing Delta-Sigma Modulator Bitstream Using C2000* Configurable Logic Block (CLB) application note for code examples of diagnosing the digital bitstream.




Figure 7-5. Fullscale Output of the AMC0x36



7.3.4.2 Output Behavior in Case of a Missing High-Side Supply

If the high-side supply (AVDD) is missing, the device provides a constant bitstream of logic 0's at the output, and DOUT is permanently low. Figure 7-6 shows a timing diagram of this process. A one is not generated every 128 clock pulses, which differentiates this condition from a valid negative fullscale input. This feature helps identify high-side power-supply problems on the board. See the *Diagnosing Delta-Sigma Modulator Bitstream Using C2000™ Configurable Logic Block (CLB)* application note for code examples of diagnosing the digital bitstream.




Figure 7-6. Output of the AMC0x36 in Case of a Missing High-Side Supply

7.4 Device Functional Modes

The AMC0x36 operates in one of the following states:

- OFF-state: The low-side of the device (DVDD) is below the DVDD_{UV} threshold. The device is not responsive.
 DOUT is Hi-Z state. Internally, DOUT and CLKIN are clamped to DVDD and DGND by ESD protection diodes.
- Missing high-side supply: The low-side of the device (DVDD) is supplied and within Recommended Operating
 Conditions. The high-side supply (AVDD) is below the AVDD_{UV} threshold. The device outputs a constant
 bitstream of logic 0's, as described in the Output Behavior in Case of a Missing High-Side Supply section.
- Analog input overrange (positive fullscale input): AVDD and DVDD are within recommended operating conditions but the analog input voltage V_{IN} = (V_{INP} V_{SNSN}) is above the maximum clipping voltage (V_{Clipping, MAX}). The device outputs a logic 0 every 128 clock cycles, as described in the Output Behavior in Case of a Full-Scale Input section.
- Analog input underrange (negative fullscale input): AVDD and DVDD are within recommended operating conditions but the analog input voltage V_{IN} = (V_{INP} V_{SNSN}) is below the minimum clipping voltage (V_{Clipping, MIN}). The device outputs a logic 1 every 128 clock cycles, as described in the *Output Behavior in Case of a Full-Scale Input* section.
- Normal operation: AVDD, DVDD, and V_{IN} are within the recommended operating conditions. The device outputs a digital bitstream, as explained in the *Digital Output* section.

Table 7-1 lists the operational modes.

Table 7-1. Device Operational Modes

OPERATINAL MODE	AVDD	DVDD V _i		DEVICE RESPONSE
OFF	Don't care	V _{DVDD} < DVDD _{UV}	Don't care	DOUT is Hi-Z state. Internally, DOUT and CLKIN are clamped to DVDD and DGND by ESD protection diodes.
Missing high-side supply	V _{AVDD} < AVDD _{UV}	Valid ⁽¹⁾	Don't care	The device outputs a constant bitstream of logic 0's, as described in the <i>Output Behavior in Case of a Missing High-Side Supply</i> section.
Input overrange	Valid ⁽¹⁾	Valid ⁽¹⁾	V _{IN} > V _{Clipping, MAX}	The device outputs a logic 0 every 128 clock cycles, as described in the <i>Output Behavior in Case of a Full-Scale Input</i> section.
Input underrange	Valid ⁽¹⁾	Valid ⁽¹⁾	V _{IN} < V _{Clipping, MIN}	The device outputs a logic 1 every 128 clock cycles, as described in the <i>Output Behavior in Case of a Full-Scale Input</i> section.
Normal operation	Valid ⁽¹⁾	Valid ⁽¹⁾	Valid ⁽¹⁾	Normal operation

^{(1) &}quot;Valid" denotes within the recommended operating conditions.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

AC-line powered power supplies are divided into two or more voltage domains that are galvanically isolated from each other. For example, the high-voltage domain includes the AC grid, DC-Link, and the power stage for power-factor-correction (PFC). The low-voltage domain includes the system controller and human interface. The PFC controller must measure the value of the AC line voltage while remaining galvanically isolated from the AC mains for safety reasons. With the high-impedance input and galvanically isolated output, the AMC0x36 enables this measurement.

8.2 Typical Application

Figure 8-1 illustrates a simplified schematic of a circuit that senses the line voltages of a three-phase AC system. All three voltages are measured against neutral. This allows the three AMC0x36 devices to share a common isolated power supply on the input side.

The AC line voltage on phase L1 is divided down to a ±1V level across the bottom resistor (RSNS) of a high-impedance resistive divider. The voltage across RSNS is sensed by the AMC0x36 (*Device 1*). On the opposite side of the isolation barrier *Device 1* outputs a serial bitstream that represents the L1-to-neutral voltage. In the same way *Device 2* and *Device 3* sense the L2 and L3 line voltages, respectively. A common AVDD supply is generated from the low-voltage side by an isolated DC/DC converter circuit. A low-cost solution is based on the push-pull driver SN6501 and a transformer that supports the desired isolation voltage ratings.

Product Folder Links: AMC0336 AMC0236






Figure 8-1. Using the AMC0x36 in a Typical Application

8.2.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

Table 8-1. Design Requirements

PARAMETER	VALUE
System input voltage (phase to neutral)	230V _{RMS} ±10%, 50Hz
High-side supply voltage	5V
Low-side supply voltage	3.3V
Maximum resistor operating voltage	125V
Voltage drop across the sense resistor (RSNS) for a linear response	±1V (maximum)
Current through the resistive divider, I _{CROSS}	200μA (maximum)

8.2.2 Detailed Design Procedure

The peak input voltage is 230V x $\sqrt{2}$ x 1.1 = 360V. The 200 μ A maximum cross-current requirement determines that the total impedance of the resistive divider is 1.8 M Ω . The impedance of the resistive divider is dominated by the top resistors (shown exemplary as R1 and R2 in Figure 8-1) and the voltage drop across RSNS can be neglected for a short time. The maximum allowed voltage drop per unit resistor is specified as 125V; therefore, the minimum number of unit resistors in the top portion of the resistive divider is 360V / 125V \cong 3. The calculated unit value is $1.8M\Omega$ / $3 = 600k\Omega$ and the next closest value from the E96 series is $604k\Omega$.

Size RSNS such that the voltage drop at maximum input voltage (360V) equals the linear full-scale input voltage (V_{FSR}) of the AMC0x36. RSNS is calculated as RSNS = V_{FSR} / ($V_{Peak} - V_{FSR}$) × R_{TOP} where R_{TOP} is the total value of the top resistor string (3 × 604k Ω = 1.812M Ω). The resulting value for RSNS is 5.05k Ω . The next closest value from the E96 series is 4.99k Ω .

Table 8-2 summarizes the design of the resistive divider.

Table 8-2. Resistor Value Examples

PARAMETER	VALUE
Unit resistor value, R _{TOP}	604kΩ
Number of unit resistors in R _{TOP}	3
Sense resistor value, RSNS	4.99kΩ
Total resistance value (R _{TOP} + RSNS)	1.817ΜΩ
Resulting current through resistive divider, I _{CROSS}	198.1μΑ
Resulting full-scale voltage drop across sense resistor RSNS	989mV
Peak power dissipated in R _{TOP} unit resistor	23.7mW
Total peak power dissipated in resistive divider	71.3mW

Product Folder Links: AMC0336 AMC0236

28

8.2.2.1 Input Filter Design

Place a RC filter in front of the device to improve signal-to-noise performance of the signal path. Input noise with a frequency close to the $\Delta\Sigma$ modulator sampling frequency (typically 10MHz) is folded back into the low-frequency range by the modulator. The purpose of the RC filter is to attenuate high-frequency noise below the desired noise level of the measurement. In practice, a cutoff frequency that is two orders of magnitude lower than the modulator frequency yields good results.

Most voltage-sensing applications use high-impedance resistive dividers in front of the isolated modulator to scale down the input voltage. In this case, a single capacitor, as shown in Figure 8-2, is sufficient to filter the input signal. For (R1 + R2) >> RSNS, the cut-off frequency of the input filter is 1 / (2 x π x RSNS x C5). For example, RSNS =10k Ω and C5 = 100pF results in a cutoff frequency of 160kHz.




Figure 8-2. Input Filter

8.2.2.2 Bitstream Filtering

The modulator generates a bitstream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). Equation 2 represents a sinc³-type filter, which is a very simple filter that is built with minimal effort and hardware.

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{3}$$
(2)

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All characterization in this document is also done with a sinc³ filter with an oversampling ratio (OSR) of 256 and an output word width of 16 bits.

An example code for implementing a sinc³ filter in an FPGA is discussed in the *Combining the ADS1202 with* an FPGA Digital Filter for Current Measurement in Motor Control Applications application note, available for download at www.ti.com.

For modulator output bitstream filtering, a device from TI's C2000 or Sitara microcontroller families is recommended. These families support multichannel dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one path provides high-accuracy results for the control loop and the other provides a fast-response path for overcurrent detection.

A *delta sigma modulator filter calculator* is available for download at www.ti.com that aids in the filter design and selecting the right OSR and filter order to achieve the desired output resolution and filter response time.

8.2.3 Application Curve

The effective number of bits (ENOB) is often used to compare the performance of ADCs and $\Delta\Sigma$ modulators. Figure 8-3 shows the ENOB of the AMC0x36 with different oversampling ratios.




Figure 8-3. Measured Effective Number of Bits vs Oversampling Ratio

8.3 Best Design Practices

Do not leave the analog input (INP pin) of the AMC0x36 unconnected when the device is powered up. If the device input is left floating, the output of the device is not valid.

Do not connect protection diodes to the input (INP pin) of the AMC0x36. Diode leakage current potentially introduces significant measurement error especially at high temperatures. The input pin is protected against high voltages by the ESD protection circuit and the high impedance of the external resistive divider.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



8.4 Power Supply Recommendations

In a typical application, the high-side power supply (AVDD) for the AMC0x36 is generated from the low-side supply (DVDD) by an isolated DC/DC converter. A low-cost option is based on the push-pull driver SN6501 and a transformer that supports the desired isolation voltage ratings.

The AMC0x36 does not require any specific power-up sequencing. The high-side power supply (AVDD) is decoupled with a low-ESR, 100nF capacitor (C1) parallel to a low-ESR, 1μF capacitor (C2). The low-side power supply (DVDD) is equally decoupled with a low-ESR, 100nF capacitor (C3) parallel to a low-ESR, 1μF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. Figure 8-4 shows a decoupling diagram for the AMC0x36.




Figure 8-4. Decoupling of the AMC0x36

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of the nominal capacitance under real-world conditions. Consider this factor when selecting these capacitors. This issue is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

8.5 Layout

8.5.1 Layout Guidelines

The *Layout Example* section provides a layout recommendation showing the critical placement of the decoupling and filter capacitors. Decoupling and filter capacitors are placed as close as possible to the AMC0x36 input pins.

8.5.2 Layout Example




Figure 8-5. Recommended Layout of the AMC0x36



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Isolation Glossary application report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, *Diagnosing Delta-Sigma Modulator Bitstream Using C2000™ Configurable Logic Block* (CLB) application report
- Texas Instruments, Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications application report
- · Texas Instruments, Delta Sigma Modulator Filter Calculator design tool

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2024	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: AMC0336 AMC0236

www.ti.com 15-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AMC0236DR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	C0236	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC0236DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 16-Dec-2024



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	AMC0236DR	SOIC	D	8	3000	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated