

# AMC0x11D-Q1 Automotive, Precision, 2V Input, Basic and Reinforced Isolated Amplifiers With Fixed-Gain Differential Output

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to +125°C, T<sub>△</sub>
- Linear input voltage range: -0.1V to 2V
- High input impedance:  $1G\Omega$  (typical)
- Supply voltage range:
  - High-side (VDD1): 3.0V to 5.5V
- Low-side (VDD2): 3.0V to 5.5V
- Fixed gain: 1V/V
- Differential output
- Low DC errors:
  - Offset error: ±1.5mV (maximum)
  - Offset drift: ±10µV/°C (maximum)
  - Gain error: ±0.25% (maximum)
  - Gain drift: ±40ppm/°C (maximum)
  - Nonlinearity: 0.05% (maximum)
- High CMTI: 50V/ns (minimum)
- Low EMI: Meets CISPR-11 and CISPR-25 standards
- Isolation ratings:
  - AMC0211D-Q1: Basic isolation
  - AMC0311D-Q1: Reinforced Isolation
- Safety-related certifications:
  - DIN EN IEC 60747-17 (VDE 0884-17)
  - UL1577

#### 2 Applications

- **Traction inverters**
- Onboard chargers
- DC/DC converters

## 3 Description

The AMC0x11D-Q1 is a precision, galvanically isolated amplifier with a 2V, high impedance input, and fixed-gain, differential output. The highimpedance input is optimized for connection to highimpedance resistive dividers or other voltage signal sources with high output resistance.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels. The isolation barrier is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation up to 5kV<sub>RMS</sub> (DWV package) and basic isolation up to 3kV<sub>RMS</sub> (D package) (60s).


The AMC0x11D-Q1 outputs a differential signal that is proportional to the input voltage. The differential output is insensitive to ground shifts and enables routing the output signal over long distances.

The AMC0x11D-Q1 devices come in 8-pin, wide- and narrow-body SOIC packages, and are fully specified over the temperature range from -40°C to +125°C.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>		
AMC0211D-Q1 (3)	D (SOIC 8)	4.9mm × 6.0mm		
AMC0311D-Q1	DWV (SOIC 8)	5.85mm × 11.5mm		

- For more information, see the Mechanical, Packaging, and Orderable Information addendum.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.
- PRODUCT PREVIEW



**Typical Application** 



# **Table of Contents**

1 Features1	7 Detailed Description	16
2 Applications 1	7.1 Overview	16
B Description1	7.2 Functional Block Diagram	16
4 Device Comparison Table3	7.3 Feature Description	16
5 Pin Configuration and Functions4	7.4 Device Functional Modes	19
Specifications5	8 Application and Implementation	20
6.1 Absolute Maximum Ratings5	8.1 Best Design Practices	20
6.2 ESD Ratings5	9 Power Supply Recommendations	21
6.3 Recommended Operating Conditions5	10 Layout	22
6.4 Thermal Information (D Package)6	10.1 Layout Guidelines	22
6.5 Thermal Information (DWV Package)7	10.2 Layout Example	
6.6 Power Ratings7	11 Device and Documentation Support	23
6.7 Insulation Specifications (Basic Isolation)8	11.1 Documentation Support	23
6.8 Insulation Specifications (Reinforced Isolation)9	11.2 Receiving Notification of Documentation Updates2	23
6.9 Safety-Related Certifications (Basic Isolation)10	11.3 Support Resources	23
6.10 Safety-Related Certifications (Reinforced	11.4 Trademarks	23
Isolation)11	11.5 Electrostatic Discharge Caution	23
6.11 Safety Limiting Values (D Package)12	11.6 Glossary	
6.12 Safety Limiting Values (DWV Package)13	12 Revision History	
6.13 Electrical Characteristics14	13 Mechanical, Packaging, and Orderable	
6.14 Switching Characteristics15		23
6.15 Timing Diagram15	13.1 Mechanical Data	24



# **4 Device Comparison Table**

PARAMETER	AMC0211D-Q1 (1)	AMC0311D-Q1
Isolation rating per VDE 0884-17	Basic	Reinforced
Package	Narrow-body SOIC (D)	Wide-body SOIC (DWV)

(1) PRODUCT PREVIEW



# **5 Pin Configuration and Functions**




Figure 5-1. DWV and D Package, 8-pin SOIC (Top View)

**Table 5-1. Pin Functions** 

PIN		TYPE	DESCRIPTION	
NO.			DESCRIPTION	
1	VDD1	High-side power	High-side power supply <sup>(1)</sup>	
2	INP	Analog input	Analog input	
3	SNSN	Analog input	GND1 sense pin and inverting analog input to the modulator. Connect to GND1.	
4	GND1	High-side ground	High-side analog ground	
5	GND2	Low-side ground	Low-side analog ground	
6	OUTN	Analog output	Inverting analog output	
7	OUTP	Analog output	Noninverting analog output	
8	VDD2	Low-side power	Low-side power supply <sup>(1)</sup>	

<sup>(1)</sup> See the *Power Supply Recommendations* section for power-supply decoupling recommendations.



# **6 Specifications**

### **6.1 Absolute Maximum Ratings**

see(1)

		MIN	MAX	UNIT
Bower aupply voltage	High-side VDD1 to GND1	-0.3	6.5	\/
Power-supply voltage	Low-side VDD2 to GND2	-0.3	6.5	v
Analog input voltage	INP, SNSN to GND1	GND1 – 3	VDD1 + 0.5	V
Analog output voltage	OUTP, OUTN to GND2	GND2 – 0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T <sub>J</sub>		150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

		VALUE	UNIT
V	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> , HBM ESD classification level 2	±2000	V
V <sub>(ESD)</sub>	Charged-device model (CDM), per AEC Q100-011, CDM ESD classification level C6	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
SUPPLY					
High-side power supply	VDD1 to GND1	3	5.0	5.5	V
Low-side power supply	VDD2 to GND2	3	3.3	5.5	V
INPUT		•		'	
Nominal input voltage before clipping output	INP to SNSN	-0.2		2.56	V
Specified linear input voltage	INP to SNSN	-0.1		2	V
OUTPUT		•		•	
Capacitive load	OUTP or OUTN to GND2			500	
	OUTP to OUTN			250	pF
Resistive load	OUTP or OUTN to GND2		10	1	kΩ
I/O	'	1		11.	
ATURE RANGE					
Specified ambient temperature		-40		125	°C
	High-side power supply  Low-side power supply  i INPUT  Nominal input voltage before clipping output  Specified linear input voltage  OUTPUT  Capacitive load  Resistive load  I/O  ATURE RANGE	High-side power supply  Low-side power supply  VDD2 to GND2  INPUT  Nominal input voltage before clipping output  Specified linear input voltage  INP to SNSN  Specified linear input voltage  INP to SNSN  OUTPUT  Capacitive load  OUTP or OUTN to GND2  OUTP to OUTN  Resistive load  OUTP or OUTN to GND2  I/O  ATURE RANGE	High-side power supply  Low-side power supply  VDD1 to GND1  3  Low-side power supply  VDD2 to GND2  3  INPUT  Nominal input voltage before clipping output  INP to SNSN  -0.2  Specified linear input voltage  INP to SNSN  -0.1  OUTP or OUTN to GND2  OUTP to OUTN  Resistive load  OUTP or OUTN to GND2  I/O  ATURE RANGE	High-side power supply  VDD1 to GND1  3 5.0  Low-side power supply  VDD2 to GND2  3 3.3  INPUT  Nominal input voltage before clipping output  INP to SNSN  -0.2  Specified linear input voltage  INP to SNSN  -0.1  OUTP OF OUTN to GND2  OUTP to OUTN  Resistive load  OUTP or OUTN to GND2  OUTP or OUTN to GND2  OUTP or OUTN to GND2  10  NO  ATURE RANGE	High-side power supply   VDD1 to GND1   3   5.0   5.5     Low-side power supply   VDD2 to GND2   3   3.3   5.5     INPUT



# 6.4 Thermal Information (D Package)

	THERMAL METRIC(1)	D (SOIC)	UNIT
	I DERIMAL INIETRIC	8 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.5	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	52.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	58.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	19.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	58.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note



# 6.5 Thermal Information (DWV Package)

	THERMAL METRIC(1)	DWV (SOIC)	UNIT
	I DERIMAL WEIRIOW	8 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	102.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	63.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	14.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	61.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

## 6.6 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P <sub>D</sub>	Maximum power dissipation (both sides)	AVDD = DVDD = 5.5V	TBD	mW
D <sub>-</sub> .	Maximum power dissipation (high-side)	AVDD = 3.6V	TBD	mW
P <sub>D1</sub>	waximum power dissipation (nigh-side)	AVDD = 5.5V	TBD	
В	Maximum power dissipation (low-side)	DVDD = 3.6V	TBD	mW
P <sub>D2</sub>		DVDD = 5.5V	TBD	



## 6.7 Insulation Specifications (Basic Isolation)

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL			
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 4	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 4	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the insulation	≥ 15.4	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 300V <sub>RMS</sub>	I-IV	
	per IEC 60664-1	Rated mains voltage ≤ 600V <sub>RMS</sub>	1-111	
DIN EN	IEC 60747-17 (VDE 0884-17)(2)			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	At AC voltage	1130	V <sub>PK</sub>
Vioun	Maximum-rated isolation	At AC voltage (sine wave)	800	V <sub>RMS</sub>
$V_{\text{IOWM}}$	working voltage	At DC voltage	1130	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60s (qualification test), V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1s (100% production test)	4250	V <sub>PK</sub>
V <sub>IMP</sub>	Maximum impulse voltage <sup>(3)</sup>	Tested in air, 1.2/50µs waveform per IEC 62368-1	5000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(4)</sup>	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V <sub>PK</sub>
	Apparent charge <sup>(5)</sup>	Method a, after input/output safety test subgroups 2 and 3, $V_{pd(ini)} = V_{IOTM}$ , $t_{ini} = 60s$ , $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_{m} = 10s$	≤ 5	pC
~		Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$ , $t_{ini} = 60s$ , $V_{pd(m)} = 1.3 \times V_{IORM}$ , $t_m = 10s$	≤ 5	
q <sub>pd</sub>		Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = V_{IOTM}$ , $t_{ini} = 1s$ , $V_{pd(m)} = 1.5 \times V_{IORM}$ , $t_m = 1s$	≤ 5	
		Method b2, at routine test (100% production) <sup>(7)</sup> , $V_{pd(ini)} = V_{IOTM} = V_{pd(m)}$ , $t_{ini} = t_m = 1s$	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(6)</sup>	$V_{IO} = 0.5 V_{PP}$ at 1MHz	~1.5	pF
		V <sub>IO</sub> = 500V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 500V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
	par to sarpar	V <sub>IO</sub> = 500V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577	<u> </u>			
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60s (qualification test), $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1s (100% production test)	3000	V <sub>RMS</sub>

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Maintain the creepage and clearance distance of a board design to make sure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- grooves, ribs, or both on a PCB are used to help increase these specifications.

  (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.



#### 6.8 Insulation Specifications (Reinforced Isolation)

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
ENERA	\L			
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.5	mm
PG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
TI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 15.4	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 300V <sub>RMS</sub>	I-IV	
	per IEC 60664-1	Rated mains voltage ≤ 6000V <sub>RMS</sub>	1-111	
IN EN IE	EC 60747-17 (VDE 0884-17) <sup>(2)</sup>		1	- 4
IORM	Maximum repetitive peak isolation voltage	At AC voltage	1410	V <sub>PK</sub>
,	Maximum-rated isolation	At AC voltage (sine wave)	1000	V <sub>RMS</sub>
OWM .	working voltage	At DC voltage	1410	V <sub>DC</sub>
иотм	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60s (qualification test), $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1s (100% production test)	7000	V <sub>PK</sub>
/ <sub>IMP</sub>	Maximum impulse voltage(3)	Tested in air, 1.2/50µs waveform per IEC 62368-1	7700	V <sub>PK</sub>
IOSM	Maximum surge isolation voltage <sup>(4)</sup>	Tested in oil (qualification test), 1.2/50µs waveform per IEC 62368-1	10000	V <sub>PK</sub>
	Apparent charge <sup>(5)</sup>	Method a, after input/output safety test subgroups 2 and 3, $V_{pd(ini)} = V_{IOTM}$ , $t_{ini} = 60s$ , $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10s$	≤ 5	
		Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$ , $t_{ini} = 60s$ , $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10s$	≤ 5	200
pd		Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = 1.2 \times V_{IOTM}$ , $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_{m} = 1$ s	≤ 5	pC
		Method b2, at routine test (100% production) <sup>(7)</sup> $V_{pd(ini)} = V_{pd(m)} = 1.2 \times V_{IOTM}, t_{ini} = t_m = 1s$	≤ 5	
)IO	Barrier capacitance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 0.5 V <sub>PP</sub> at 1MHz	~1.5	pF
		V <sub>IO</sub> = 500V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 500V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
	input to output	V <sub>IO</sub> = 500V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		55/125/21	
JL1577	1		1	1
' <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60s (qualification test), $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1s (100% production test)	5000	V <sub>RMS</sub>
	Climatic category	$V_{TEST} = V_{ISO}$ , $t = 60s$ (qualification test), $V_{TEST} = 1.2 \times V_{ISO}$ , $t = 1s$ (100% production test)	55/125/21	

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Maintain the creepage and clearance distance of a board design to make sure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.



# 6.9 Safety-Related Certifications (Basic Isolation)

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN 61010-1 (VDE 0411-1) Clause : 6.4.3 ; 6.7.1.3 ; 6.7.2.1 ; 6.7.2.2 ; 6.7.3.4.2 ; 6.8.3.1	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Basic insulation	Single protection
Certificate number: Pending	File number: Pending

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



# 6.10 Safety-Related Certifications (Reinforced Isolation)

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: Pending	File number: Pending



#### 6.11 Safety Limiting Values (D Package)

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	$R_{\theta,JA}$ = TBD°C/W, VDDx = 5.5V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			TBD	mA
I <sub>S</sub>	Safety input, output, or supply current	$R_{\theta,JA} = TBD^{\circ}C/W, VDDx = 3.6V,$ $T_J = 150^{\circ}C, T_A = 25^{\circ}C$			TBD	mA
Ps	Safety input, output, or total power	$R_{\theta JA} = TBD^{\circ}C/W$ , $T_J = 150^{\circ}C$ , $T_A = 25^{\circ}C$			TBD	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

The maximum safety temperature,  $T_S$ , has the same value as the maximum junction temperature,  $T_J$ , specified for the device. The  $I_S$ and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature,  $T_A$ .

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum junction temperature.  $P_S = I_S \times VDD_{max}$ , where  $VDD_{max}$  is the maximum supply voltage for high-side and low-side.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



#### 6.12 Safety Limiting Values (DWV Package)

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current	$R_{\theta,JA}$ = TBD°C/W, VDDx = 5.5V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			TBD	mA
Is	Safety input, output, or supply current	$R_{\theta,JA} = TBD^{\circ}C/W, VDDx = 3.6V,$ $T_J = 150^{\circ}C, T_A = 25^{\circ}C$			TBD	mA
Ps	Safety input, output, or total power	$R_{\theta JA} = TBD^{\circ}C/W$ , $T_J = 150^{\circ}C$ , $T_A = 25^{\circ}C$			TBD	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum junction temperature.  $P_S = I_S \times VDD_{max}$ , where  $VDD_{max}$  is the maximum supply voltage for high-side and low-side.



#### **6.13 Electrical Characteristics**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, VDD1 = 3.0V to 5.5 V, VDD2 = 3.0V to 5.5V, SNSN = GND1,  $V_{\text{INP}} = -0.1\text{V}$  to 2V (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}\text{C}$ , VDD1 = 5V, and VDD2 = 3.3V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	INPUT				· · · · · · · · · · · · · · · · · · ·		
C <sub>IN</sub>	Input capacitance			TBD		pF	
R <sub>INP</sub>	Input impedance	INP pin, T <sub>A</sub> = 25°C	,	1		GΩ	
I <sub>IB, INP</sub>	Input bias current	INP pin, INP = GND1, T <sub>A</sub> = 25°C	-15	3.5	15	nA	
CMTI	Common-mode transient immunity		50			V/ns	
ANALOG	OUTPUT						
	Nominal gain			1		V/V	
V <sub>CMout</sub>	Output common-mode voltage		1.39	1.44	1.49	V	
V <sub>CLIPout</sub>	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN});$ $V_{IN} > V_{Clipping}$		2.49		V	
V <sub>FAILSAFE</sub>	Fail-safe differential output voltage	VDD1 undervoltage, or VDD1 missing		-2.6	-2.5	V	
R <sub>OUT</sub>	Output resistance	OUTP or OUTN		<0.2		Ω	
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, INP = GND1, outputs shorted to either GND2 or VDD2	-	11		mA	
DC ACCU	RACY				'		
V <sub>OS</sub>	Input offset voltage <sup>(1)</sup> (2)	T <sub>A</sub> = 25°C	-1.5	±0.2	1.5	mV	
TCV <sub>OS</sub>	Input offset thermal drift <sup>(1)</sup> (2) (4)		-10	±3	10	μV/°C	
E <sub>G</sub>	Gain error <sup>(1)</sup>	T <sub>A</sub> = 25°C	-0.25%	±0.05%	0.25%		
TCE <sub>G</sub>	Gain error drift <sup>(1)</sup> (5)		-40	±5	40	ppm/°C	
	Nonlineartity <sup>(1)</sup>		-0.05%	±0.01%	0.05%		
	Output noise	INP = GND1, BW = 50kHz		TBD		μVrms	
		VDD1 DC PSRR, INP = GND1, VDD1from 3V to 5.5V		-80			
PSRR		VDD1AC PSRR, INP = GND1, VDD1with 10kHz / 100mV ripple		-80		dB	
FORK	Power-supply rejection ratio <sup>(2)</sup>	VDD2 DC PSRR, INP = GND1, VDD2 from 3V to 5.5V		-100		uБ	
		VDD2 AC PSRR, INP = GND1, VDD2 with 10kHz / 100mV ripple			•		
AC ACCU	RACY						
BW	Output bandwidth		90	110		kHz	
THD	Total harmonic distortion <sup>(3)</sup>	$V_{INP} = 2V_{PP}, V_{INP} > 0V,$ $f_{IN} = 10kHz$		-83		dB	
SNR	Signal-to-noise ratio	$V_{INP} = 2V_{PP}$ , $f_{INP} = 1kHz$ , $BW = 10kHz$	76	79		dB	
ONIX	olginar to riolog ratio	$V_{INP} = 2V_{PP}$ , $f_{INP} = 10kHz$ , BW = $50kHz$		70		ub.	
POWER S	SUPPLY						
I <sub>DD1</sub>	High-side supply current			4.2	6.0	mA	
I <sub>DD2</sub>	Low-side supply current			6.0	9.9	mA	
VDD1 <sub>UV</sub>	High-side undervoltage detection	VDD1 rising	2.5	2.6	2.7	\/	
י חם י	threshold	VDD1 falling	1.9	2.0	2.1	- V	
VDD2	Low-side undervoltage detection	VDD2 rising	2.5	2.6	2.7	17	
VDD2 <sub>UV</sub>	threshold	VDD2 falling	1.9	2.0	2.1	V	

- (1) The typical value includes one standard deviation (sigma) at nominal operating conditions.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.



- (4) Offset error temperature drift is calculated using the box method, as described by the following equation: TCV<sub>OS</sub> = (Value<sub>MAX</sub> - Value<sub>MIN</sub>) / TempRange
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation:  $TCE_G(ppm) = (Value_{MAX} Value_{MIN}) / (Value_{(T=25\%)} \times TempRange) \times 10^6$

#### **6.14 Switching Characteristics**

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Output signal rise time			1.8		μs
t <sub>f</sub>	Output signal fall time			1.8		μs
	V <sub>INP</sub> to V <sub>OUTx</sub> signal delay (50% – 10%)	Unfiltered output		2.4		μs
	V <sub>INP</sub> to V <sub>OUTx</sub> signal delay (50% – 50%)	Unfiltered output		3.0	3.2	μs
	V <sub>INP</sub> to V <sub>OUTx</sub> signal delay (50% – 90%)	Unfiltered output		4.2		μs
t <sub>AS</sub>	Analog settling time	AVDD step to 3.0V with DVDD $\geq$ 3.0V, to $V_{OUTP}$ , $V_{OUTN}$ valid, 0.1% settling		50	100	μs

## 6.15 Timing Diagram




Figure 6-1. Rise, Fall, and Delay Time Definition



# 7 Detailed Description


#### 7.1 Overview

The AMC0x11D-Q1 is a precision, galvanically isolated amplifier with a 2V, high impedance input, and fixed-gain, differential output. The input stage of the device drives a second-order, delta-sigma ( $\Delta\Sigma$ ) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the high side from the low side.

On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins. This differential output signal is proportional to the input signal.

The SiO<sub>2</sub>-based, capacitive isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application note. The digital modulation used in the AMC0x11D-Q1 transmits data across the isolation barrier. This modulation, and the isolation barrier characteristics, result in high reliability and high common-mode transient immunity.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Analog Input

The input stage of the AMC0x11D-Q1 feeds a second-order, switched-capacitor, feed-forward  $\Delta\Sigma$  modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the *Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signal. First, if the input voltage exceeds the value specified in the *Absolute Maximum Ratings* table, the input current must be limited to 10mA. This limitation is caused by the device input electrostatic discharge (ESD) diodes turning on. Second, linearity and noise performance are specified only when the input voltage is within the linear fullscale range (V<sub>FSR</sub>). V<sub>FSR</sub> is specified in the *Recommended Operating Conditions* table.



#### 7.3.2 Isolation Channel Signal Transmission

The AMC0x11D-Q1 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-1, to transmit the modulator output bitstream across the SiO<sub>2</sub>-based isolation barrier. The transmit driver (TX) as illustrated in the *Functional Block Diagram* transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one*. However, TX does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC0x11D-Q1 is 480MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the fourth-order analog filter. The AMC0x11D-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and the lowest level of radiated emissions. The high-frequency carrier and RX/TX buffer switching cause these emissions.




Figure 7-1. OOK-Based Modulation Scheme



#### 7.3.3 Analog Output

The AMC0x11D-Q1 provides a differential analog output voltage on the OUTP and OUTN pins that is proportional to the input voltage. For input voltages in the range from  $V_{FSR,\ MIN}$  to  $V_{FSR,\ MAX}$ , the device has a linear response with an output voltage equal to:

$$V_{OUT} = V_{IN} = (V_{INP} - V_{SNSN})$$
 (1)

At zero input, both pins output the same common-mode output voltage  $V_{CMout}$ , as specified in the *Electrical Characteristics* table. For absolute input voltages greater than  $|V_{FSR}|$  but less than  $|V_{Clipping}|$ , the differential output voltage continues to increase in magnitude, but with reduced linearity performance. The outputs saturate at a differential output voltage of  $V_{Clipoing}$ , as shown in Figure 7-2, if the input voltage exceeds the  $V_{Clipping}$  value.




Figure 7-2. Input to Output Transfer Curve of the AMC0x11D-Q1

The AMC0x11D-Q1 output offers a fail-safe feature that simplifies diagnostics on a system level. Figure 7-2 shows the behavior in fail-safe mode, in which the AMC0x11D-Q1 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active:

- When the high-side supply VDD1 of the AMC0x11D-Q1 device is missing
- When the high-side supply VDD1 falls below the undervoltage threshold VDD1<sub>IIV</sub>

Use the maximum V<sub>FAILSAFE</sub> voltage specified in the *Electrical Characteristics* table as a reference value for fail-safe detection on a system level.



#### 7.4 Device Functional Modes

The AMC0x11D-Q1 operates in one of the following states:

- OFF-state: The low-side supply (VDD2) is below the VDD2<sub>UV</sub> threshold. The device is not responsive. OUTP
  and OUTN are in Hi-Z state. Internally, OUTP and OUTN are clamped to VDD2 and GND2 by ESD protection
  diodes.
- Missing high-side supply: The low-side of the device (VDD2) is supplied and within the Recommended
   Operating Conditions section. The high-side supply (VDD1) is below the VDD1<sub>UV</sub> threshold. The device
   outputs the V<sub>FAILSAFE</sub> voltage.
- Analog input overrange (positive fullscale input): VDD1 and VDD2 are within recommended operating
  conditions but the analog input voltage V<sub>IN</sub> is above the maximum clipping voltage V<sub>Clipping, MAX</sub>. The device
  outputs positive V<sub>CLIPout</sub>.
- Analog input underrange (negative fullscale input): VDD1 and VDD2 are within recommended operating
  conditions but the analog input voltage V<sub>IN</sub> is below the minimum clipping voltage V<sub>Clipping, MIN</sub>. The device
  outputs an unspecified negative differential voltage.
- Normal operation: VDD1, VDD2, and V<sub>IN</sub> are within the recommended operating conditions. The device
  outputs a differential voltage that is proportional to the input voltage.

Table 7-1 lists the operating modes.

**Table 7-1. Device Operational Modes** 

Table 1-1. Device Operational Modes									
OPERATING CONDITION	VDD1	VDD2	V <sub>IN</sub>	DEVICE RESPONSE					
OFF	Don't care	VDD2 < VDD2 <sub>UV</sub>	Don't care	OUTP and OUTN are in Hi-Z state. Internally, OUTP and OUTN are clamped to VDD2 and GND2 by ESD protection diodes.					
Missing high-side supply	VDD1 < VDD1 <sub>UV</sub>	Valid <sup>(1)</sup>	Don't care	The device outputs the V <sub>FAILSAFE</sub> voltage.					
Input overrange	Valid <sup>(1)</sup>	Valid <sup>(1)</sup>	V <sub>IN</sub> > V <sub>Clipping, MAX</sub>	The device outputs positive V <sub>CLIPout</sub> .					
Input underrange	Valid <sup>(1)</sup>	Valid <sup>(1)</sup>	V <sub>IN</sub> < V <sub>Clipping</sub> , MIN	The device outputs an unspecified negative differential voltage.					
Normal operation	Valid <sup>(1)</sup>	Valid <sup>(1)</sup>	Valid <sup>(1)</sup>	The device outputs a differential voltage that is proportional to the input voltage.					

<sup>(1) &</sup>quot;Valid" denotes within the recommended operating conditions.



# 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Best Design Practices

Do not leave the analog input (INP pin) of the AMC0x11D-Q1 unconnected (floating) when the device is powered up. If the device input is left floating, the output of the device is not valid.

Do not connect protection diodes to the input (INP pin) of the AMC0x11D-Q1. Diode leakage current potentially introduces significant measurement error especially at high temperatures. The input pin is protected against high voltages by the ESD protection circuit and the high impedance of the external restive divider.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



# 9 Power Supply Recommendations

In a typical application, the high-side power supply (VDD1) for the AMC0x11D-Q1 is generated from the low-side supply (VDD2) by an isolated DC/DC converter. A low-cost option is based on the push-pull driver SN6501-Q1 and a transformer that supports the desired isolation voltage ratings.

The AMC0x11D-Q1 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100nF capacitor (C1) parallel to a low-ESR, 1μF capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100nF capacitor (C3) parallel to a low-ESR, 1μF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. Figure 9-1 shows a decoupling diagram for the AMC0x11D-Q1.




Figure 9-1. Decoupling of the AMC0x11D-Q1

Capacitors provide adequate effective capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of the nominal capacitance under real-world conditions. Consider this factor when selecting these capacitors. This issue is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.




## 10 Layout

#### 10.1 Layout Guidelines

The *Layout* section details a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC0x11D-Q1 supply pins). This example also depicts the placement of other components required by the device. For best performance, place the sense resistor close to the device input pin (INP).

#### 10.2 Layout Example





## 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary application report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, TLV900x-Q1 Low-Power, RRIO, 1-MHz Automotive Operational Amplifier data sheet
- Texas Instruments, SN6501-Q1 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power reference guide
- Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2024	*	Initial Release

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**DWV0008A** 




#### 13.1 Mechanical Data

#### PACKAGE OUTLINE

SOIC - 2.8 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.






#### **EXAMPLE BOARD LAYOUT**

# **DWV0008A**

SOIC - 2.8 mm max height

OIC



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






# EXAMPLE STENCIL DESIGN

## **DWV0008A**

SOIC - 2.8 mm max height



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  8. Board assembly site may have different recommendations for stencil design.






**D0008A** 



#### PACKAGE OUTLINE

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.






# **EXAMPLE BOARD LAYOUT**

## **D0008A**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






#### **EXAMPLE STENCIL DESIGN**

# D0008A

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  9. Board assembly site may have different recommendations for stencil design.





www.ti.com 18-Nov-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PAMC0311DQDWVRQ1	ACTIVE	SOIC	DWV	8	1000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated