<span id="page-0-0"></span>

# **DRV816x 100V Half-Bridge Smart Gate Driver with Integrated Protection and Current Sense Amplifier**

## **1 Features**

- Drives two N-channel MOSFETs in half-bridge configuration
	- High-side MOSFET source/drain up to 102V (absolute max)
	- 8V (5V DRV8162L) to 20V gate drive power supply
	- Integrated bootstrap diode
- [Functional Safety Quality-Managed](https://www.ti.com/technologies/functional-safety.html#commitment)
	- Documentation available to aid functional safety system design
- Supports 100% PWM duty cycle with an integrated trickle charge pump
- 16-level gate drive peak current
	- 16mA 1000mA source current
	- 32mA 2000mA sink current
	- Source-sink current ratio 1:1, 1:2, 1:3
- Adjustable PWM dead time insertion 20ns 900ns
- Robust design for motor phase (SH) switching
	- Slew rate 50V/ns
	- Negative transient voltage -20V
	- 2-A strong gate pull down
- Split gate drive supply inputs for redundant shutdown (DRV8162, DRV8162L)
- Low-offset current sense amplifier (DRV8161) – Adjustable gain (5, 10, 20, 40 V/V)
- Flexible PWM control interface; 2-pin PWM, 1-pin PWM, and independent PWM mode
- 13-level VDS over current threshold
- Independent shutdown pin (nDRVOFF)
- Gate driver soft shutdown sequence
- Integrated protection features
	- GVDD under voltage (GVDDUV)
	- Bootstrap under voltage (BST\_UV)
	- MOSFET over current protection (VDS)
	- Shoot through protection
	- Thermal shutdown (OTSD)
	- Fault condition indicator (nFAULT)
- Supports 3.3V, and 5V Logic Inputs

## **2 Applications**

- Industrial & collaborative robot
- Mobile robot (AGV/AMR)
- Linear motor transport systems
- **[Servo Drives](https://www.ti.com/solution/servo-drive-control-module)**
- **[Drones](https://www.ti.com/solution/drone-propeller-esc)**
- E-Bikes, E-Scooters, [E-Mobility](https://www.ti.com/solution/self-balancing-personal-transporter)

## **3 Description**

The DRV816x devices are half-bridge gate drivers capable of driving high-side and low-side N-channel MOSFETs. The gate drive voltages are generated from the GVDD supply pin and the integrated bootstrap circuit is used to drive the high-side FET up to 102V drain. The Smart Gate Drive architecture supports 16-level (48 combination) gate drive peak current up to 1A source and 2A sink, and a built-in timing control of gate drive current. The devices can be used to drive various types of loads including brushless/brushed DC motors, PMSM, stepper motors, SRM, and solenoids.

Internal protection functions are provided for supply undervoltage, FET over-current, and die over temperature. The nFAULT pin indicates fault events detected by the protection features. The nDRVOFF pin initiates power stage shutdown independent from PWM control. The DRV8162 and DRV8162L devices offer split power supply architecture to assist safe torque off (STO) function.

Many device parameters including gate drive current, dead time, PWM control interface, and over current detection are configurable with a few passive components connected to device pins. An integrated low-side current sense amplifier (DRV8161) provides current measurement information back to the controller.

#### **Device Information**



(1) For more information, see [Section 12](#page-38-0)

(2) Includes DRV8162 (Product Preview) and DRV8162L (Advance Information) device variant. See the [Device](#page-2-0) [Comparison Table.](#page-2-0)



**DRV816x Simplified Schematic**





## **Table of Contents**





<span id="page-2-0"></span>

## **4 Device Comparison Table**



(1) Product Preview. The product is in the formative or design phase. Contact TI for more information.

(2) Advance Information. The products are in sampling and preproduction phase.

**PIN**



## <span id="page-3-0"></span>**5 Pin Configuration and Functions**





**Figure 5-2. DRV8162 (Product Preview) and DRV8162L (Advance Information) DGS Package 20 pin VSSOP Top View** 











PWR = power, I = input, O = output, NC = no connection, OD = open-drain output



## <span id="page-5-0"></span>**6 Specification**

## **6.1 Absolute Maximum Ratings**

Over recommended operating conditions (unless otherwise noted) $(1)$ 



(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

## **6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<span id="page-6-0"></span>

## **6.3 Recommended Operating Conditions**

over operating temperature range (unless otherwise noted)



## **6.4 Thermal Information 1pkg**



(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application report.

<span id="page-7-0"></span>

## **6.5 Electrical Characteristics**

 $\rm V_{GVDD}$  = 12 V  $\rm V_{VDRAIN}$  = 48 V T $_{\rm J}$  = 25°C (unless otherwise noted)





## $V_{GVDD}$  = 12 V  $V_{VDRAIN}$  = 48 V T<sub>J</sub> = 25°C (unless otherwise noted)











#### $V_{GVDD}$  = 12 V  $V_{VDRAIN}$  = 48 V T<sub>J</sub> = 25°C (unless otherwise noted)



Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSGZ1B&partnum=DRV8161)* 11







<span id="page-12-0"></span>

 $V_{GVDD}$  = 12 V  $V_{VDRAIN}$  = 48 V T<sub>J</sub> = 25°C (unless otherwise noted)



## **6.6 Timing Diagrams**



**Figure 6-1. Gate Driver Propagation Delay Timing Diagram**



**Figure 6-2. Gate Driver Dead Timing Insertion (INH and INL monitor mode)**



**Figure 6-3. Gate Driver Dead Timing Insertion (VGS monitor mode)**

<span id="page-14-0"></span>

## **7 Detailed Description**

## **7.1 Overview**

The DRV816x devices are integrated 100-V gate drivers for various electromechanical loads including brushless DC (BLDC) motors, brushed DC motors, stepper motors, switched reluctance motors, and solenoids. These devices reduce system component count, cost, and complexity by integrating half-bridge gate drivers with a trickle charge pump, bootstrap diode, and FET VDS monitoring. The FET VDS monitors protect the external FETs against shorts to the supply, to ground, or across motor terminals. The DRV8161 integrates a bidirectional low-side current sense amplifier for current feedback to the controller ADC. The half-bridge architecture allows for the gate driver to be placed near the power stage FETs to simplify signal routing, reduce radiated EMI, and reduce overall PCB area.

The gate drivers support external N-channel high-side and low-side power MOSFETs and can drive up to 1-A source, 2-A sink peak currents. The integrated bootstrap diode, external bootstrap capacitor, and integrated trickle charge pump generate the high-side gate drive supply voltage from the GVDD pin. The GVDD pin directly supplies the low-side gate drive supply voltage. The DRV8162 and DRV8162L device variants offer separate GVDD and GVDD\_LS pins to help the system design of safe torque off (STO).

A smart gate-drive architecture provides the ability to adjust the output gate-drive current strength allowing for the gate driver to control the power MOSFET VDS switching speed. This allows for the removal of external gate drive resistors and diodes reducing BOM component count, cost, and PCB area. The architecture also uses an internal state machine to protect against gate-drive short-circuit events, control the half-bridge dead time, and protect against dV/dt parasitic turn on of the external power MOSFET.

In addition to the high level of device integration, the DRV816x devices provide a wide range of integrated protection features. These features include power-supply under voltage lockout (UVLO), VDS over current monitoring (OCP), and over temperature shutdown (OTSD). The nFAULT pin indicates fault events detected by the protection features.



## <span id="page-15-0"></span>**7.2 Functional Block Diagram**



**Figure 7-1. Block Diagram for DRV8161**





**Figure 7-2. Block Diagram for DRV8162 and DRV8162L**



## <span id="page-17-0"></span>**7.3 Feature Description**

## *7.3.1 Gate Drivers*

The DRV816x family of devices integrates high-side and low-side FET gate drivers capable of driving N-channel power MOSFETs in half-bridge configuration. A bootstrap gate drive architecture generates the high-side gate driver voltage during PWM switching. The GVDD pin supplies both high-side and low-side gate drivers and sets the  $V_{GS}$  voltage for the FETs.

The DRV816x devices support half-bridge power stage architecture. In addition to the regular 2-pin PWM, 1-pin PWM control interface, the device offers an independent PWM mode by disabling shoot through protection and allowing the high-side and low-side FETs to be controlled independently. Independent FET control is useful for driving solenoids and switched reluctance motors. The DRV8162 and DRV8162L have separate supply pins (GVDD and GVDD\_LS) for high-side and low-side FET gate drive. This allows the system to support safe torque off (STO) function by adding external power switches to the gate drive supply pins.

#### **7.3.1.1 PWM Control Modes**

The DRV816x family of devices provides three different PWM control modes to support various commutation and control methods. The PWM control modes are 1-pin PWM, 2-pin PWM and independent PWM mode. The modes are configured by DT/MODE pin.

DT/MODE pin is latched at power up, so in order to change the PWM control mode the device needs to be reset through power supply. Refer to [Table 7-6](#page-29-0) for the configuration of PWM control mode using the DT/MODE pin.

### *7.3.1.1.1 2-pin PWM Mode*

In 2-pin PWM mode, half-bridge driver supports three output states: low, high, or high-impedance (Hi-Z). The corresponding INH and INL signals control the output state as listed in Table 7-1.

<b>INL</b>	<b>INH</b>	<b>GL</b>	<b>GH</b>	<b>SH</b>
				Hi-Z
				Hi-Z

**Table 7-1. 2-pin PWM Mode Truth Table**



#### *7.3.1.1.2 1-pin PWM Mode*

In 1-pin PWM mode, the IN pin controls half-bridge and supports two output states: low or high. The EN pin is used to put the half bridge in the Hi-Z state. If the Hi-Z state is not required, tie INL/EN pin to logic high. The corresponding INH/IN and INL/EN signals control the output state as listed in Table 7-2.





#### *7.3.1.1.3 Independent PWM Mode*

DRV816x supports independent PWM mode, the INH and INL pins control the outputs, GH and GL, respectively. This control mode lets the device drive separate high-side and low-side load. The independent PWM drive mode can be used for various type of loads including solenoids, Switched Reluctance Motor (SRM), unidirectional brushed DC motors, and low-side and high-side switches. In this mode, turning on both the high-side and low-side MOSFETs at the same time in a given half bridge gate driver is possible to use the device as a high-side or low-side driver. The shoot-through protection and dead time are bypassed in the mode.

Table T-0. Macpenaent From Mode Hath Table					
<b>INL</b>	<b>INH</b>	<b>GL</b>	<b>GH</b>		

**Table 7-3. Independent PWM Mode Truth Table**

[Figure 7-3](#page-19-0) shows how the device can be used to connect an inductive load where both the high-side and low-side MOSFETs can be turned on at the same time to drive the load without causing shoot-through. The external diodes for current recirculation are recommended. This configuration helps the design of solenoids or applications. The trickle charge pump is enabled all the time regardless of low-side PWM activity.

#### **Note**

The low-side VDS monitor of DRV816x is not available if independent PWM mode is configured. For DRV8161, the CSA output can be monitored by MCU to detect the over current condition.



<span id="page-19-0"></span>

**Figure 7-3. Independent PWM mode for single load between high-side and low-side**

[Figure 7-4s](#page-20-0)hows how the device can be used to connect a high-side load and a low-side load at the same time with one half-bridge and drive the loads independently.

<span id="page-20-0"></span>





#### **7.3.1.2 Gate Drive Architecture**

The gate driver device use a complimentary, push-pull topology for both the high-side and low-side drivers. This topology allows for both a strong pullup and pulldown of the external MOSFET gates. The low side gate driver is supplied directly from the GVDD regulator supply. For the high-side gate driver a bootstrap diode and capacitor are used to generate the floating high-side gate voltage supply. The bootstrap diode is integrated and an external bootstrap capacitor is used on the BST pin.

The high-side gate driver has semi-active pull down and low side gate has passive pull down to help prevent the external MOSFET from turning ON when power supply is disconnected.





**Figure 7-5. DRV8161 Gate Driver Block Diagram**

![](_page_22_Picture_0.jpeg)

![](_page_22_Figure_2.jpeg)

**Figure 7-6. DRV8162 and DRV8162L Gate Driver Block Diagram**

## *7.3.1.2.1 Tickle Charge Pump (TCP)*

An internal trickle charge pump (TCP) is connected to BST node to reduce voltage drop due to the leakage currents of the driver and external components. The charge pump generates  $V<sub>TCP</sub>$  voltage with respect to VDRAIN pin. For the independent PWM mode, the charge pump is active all the time. For the 2-pin PWM and 1-pin PWM mode, if the INL stays low for 250us (typ), the charge pump is activated.

## *7.3.1.2.2 Deadtime and Cross-Conduction Prevention (Shoot through protection)*

The DRV816x provides dead time insertion to prevent both external MOSFETs of each half-bridge from switching on at the same time. The deadtime can be enabled and adjusted between 20 ns and 900 ns by connecting resistor between DT/MODE and ground. Refer to [Section 7.3.2.6](#page-28-0).

In the DRV816x, if the device is configured to 2-pin PWM mode, high- and low-side inputs operate independently, with an exception to prevent cross conduction when the high and low side of the same half-bridge are turned ON at same time. The device turns OFF high- and low- side output to prevent shoot through when high- and low-side inputs are logic high at same time.

![](_page_23_Picture_1.jpeg)

![](_page_23_Figure_2.jpeg)

**Figure 7-7. Cross Conduction Prevention and Dead time Insertion (2-pin PWM, dead time insertion enabled)**

<span id="page-24-0"></span>![](_page_24_Picture_0.jpeg)

## *7.3.2 Pin Diagrams*

#### **7.3.2.1 Four Level Input Pin (CSAGAIN)**

Figure 7-8 shows the structure of the four level input pin, CSAGAIN, for hardware interface configuration. The input can be set with an external resistor. The  $C_{CSAGAIN}$  is optional to help reduce the impact of GND noise. The CSA GAIN information is not latched at the device power up and may be updated during the device operation.

![](_page_24_Figure_5.jpeg)

**Figure 7-8. Four Level Input Pin Structure**

## **7.3.2.2 Digital output nFAULT (DRV8162, DRV8162L)**

Figure 7-9 shows the structure of the open-drain output pins, nFAULT. The open-drain output requires an external pullup resistor to function correctly. Refer to [Table 7-7](#page-32-0) for the device actions including nFAULT.

![](_page_24_Figure_9.jpeg)

**Figure 7-9. nFAULT Open Drain Output buffer**

#### **7.3.2.3 Digital InOut nFAULT/nDRVOFF (DRV8161)**

[Figure 7-10](#page-25-0) shows the structure of the open-drain output and input pin. In the DRV8161 device variant, two functions nFAULT and nDRVOFF are achieved by sharing one device pin, nFAULT/nDRVOFF. The open-drain output requires an external pullup resistor to function correctly. If a fault condition is detected, the device activates Open Drain buffer, and nFAULT/nDRVOFF pin is driven low. The nFAULT/nDRVOFF pins is internally connected to Gate Drive Shutdown logic, and the gate drive outputs are shutdown (pull-down) if the nFAULT/ nDRVOFF pin low. Refer to [Table 7-7](#page-32-0) for the device actions including nFAULT.

![](_page_25_Picture_1.jpeg)

<span id="page-25-0"></span>![](_page_25_Figure_2.jpeg)

## **Figure 7-10. nFAULT/nDRVOFF Open Drain Output and Input buffer**

## **7.3.2.4 Multi-level inputs (IDRIVE1 and IDRIVE2)**

The DRV816x have IDRIVE1 and IDRIVE2 device pins for gate drive current configuration. Each pin can set 8 levels, LEVEL0 to LEVEL7, with an external resistor connected between the device pin and GND. The gate drive current  $I_{DRIVEN}$  and  $I_{DRIVEP}$  can be determined by [Table 7-4.](#page-27-0) The (G) in the table indicates that VGS monitor dead time insertion is enabled. The IDRIVE1 and IDRIVE2 information are latched at the device power up.

![](_page_26_Picture_0.jpeg)

![](_page_26_Figure_2.jpeg)

**Figure 7-11. Multi-level digital inputs of IDRIVE1 and IDRIVE2** 

![](_page_27_Picture_1.jpeg)

![](_page_27_Picture_722.jpeg)

<span id="page-27-0"></span>![](_page_27_Picture_723.jpeg)

#### **7.3.2.5 Multi-level digital input (VDSLVL)**

The VDS monitor threshold level of DRV816x is configurable using VDSLVL pin. The pin can set 8 levels, LEVEL0 to LEVEL7, with an external resistor connected between VDSLVL and GND. The 7 threshold levels are determined by [Table 7-5](#page-28-0). As shown in [Figure 7-13](#page-28-0), if one digital pulse is applied to VDSLVL pin, additional 6 threshold levels are available. If VDSLVL pin is open, VDS monitor function is disabled. The VDS monitor threshold infomration is latched at the device power up.

<span id="page-28-0"></span>![](_page_28_Picture_0.jpeg)

![](_page_28_Figure_2.jpeg)

![](_page_28_Figure_3.jpeg)

![](_page_28_Figure_4.jpeg)

**Figure 7-13. Multilevel digital input of VDSLVL** 

![](_page_28_Picture_281.jpeg)

## **Table 7-5. VDS threshold level selection table**

## **7.3.2.6 Multi-level digital input DT/MODE**

[Figure 7-14](#page-29-0) shows the structure of mutlelevel input pin DT/MODE for hardware interface configuration. The input can be set with an external resistor  $R_{DTMODE}$  connected to GND. The  $C_{DTMODE}$  is optional to help reduce the

![](_page_29_Picture_1.jpeg)

<span id="page-29-0"></span>impact of GND noise. The shoot through function, dead time insertion, and PWM control mode are configured as shown in Table 7-6. The information of LEVEL0, 1, 2, 3, and LEVEL5 are latched at the device power up.

![](_page_29_Figure_3.jpeg)

## **Figure 7-14. DT/MODE Pin Structure**

![](_page_29_Picture_238.jpeg)

**Table 7-6. DT/MODE Table**

Use Equation 1 to calculate dead time in LEVEL4.

 $t_{dead}(ns) = 0.89 \times R_{DTMODE}(k\Omega) + 11.1$  (1)

#### *7.3.3 Low-Side Current Sense Amplifiers*

The DRV8161 integrates high-performance low-side current sense amplifier for current measurements using low-side shunt resistor. Low-side current measurements are commonly used to implement overcurrent protection, external torque control, or brushless DC commutation with the external controller. Current sense amplifier can be used to sense the sum of the half-bridge current. The current sense amplifier includes features such as configurable gain, and a voltage reference pin (CSAREF). DRV8161 generates internally a common voltage of  $V_{CSARFF}/2$ .

The gain setting is adjustable between four different levels (5 V/V, 10 V/V, 20 V/V, and 40 V/V). Gain settings can be configured through [CSAGAIN](#page-24-0) pin.

![](_page_30_Picture_0.jpeg)

#### **7.3.3.1 Bidirectional Current Sense Operation**

DRV8161 internally generates common mode voltage to enable bidirectional for current measurement. The current sense amplifier operates as bidirectional mode and the SO pin outputs an analog voltage equal to the voltage across the SP and SN pins multiplied by the gain setting  $(G_{CSA})$  plus the output bias voltage  $V_{VREF}$  / 2.

Use Equation 2 to calculate the current through the shunt resistor (CSAREF / 2 case).

![](_page_30_Figure_5.jpeg)

**Figure 7-15. Bidirectional Current Sense Output**

![](_page_30_Figure_7.jpeg)

![](_page_30_Figure_8.jpeg)

![](_page_31_Picture_1.jpeg)

## *7.3.4 Gate Driver Shutdown Sequence (nDRVOFF)*

When nDRVOFF is driven low, the gate driver goes into shutdown, overriding signals on inputs pins INH/IN and INL/EN. nDRVOFF bypasses the digital control logic inside the device, and is connected directly to the gate driver output. This pin provides a mechanism for externally monitored faults to disable gate driver by directly bypassing an external controller or the internal control logic. When DRV816x detect the nDRVOFF pin is driven low, the device disables the gate driver and puts it into pulldown mode. The gate driver shutdown sequence proceeds as shown in Figure 7-17. When the gate driver initiates the shutdown sequence, the active driver pulldown is applied at  $I_{DRVN, SD}$  current for the  $t_{DRVN, SD}$  time.

![](_page_31_Figure_4.jpeg)

**Figure 7-17. Gate Driver Shutdown Sequence**

#### **7.3.4.1 nDRVOFF Diagnostic**

Figure 7-18 proposes a diagnostic of nDRVOFF of DRV8162 and DRV8162L. If a low active pulse tnDRVOFF\_DIAG (typ 0.5us) is applied to nDRVOFF pin, the device responds by driving nFAULT low without shutdown of the gate driver outputs. This device function is intended for a diagnostic of nDRVOFF function while continuing PWM operation. If nDRVOFF is driven low longer than  $t_{nDRVOFF-DEG}$ , the device initiates the shutdown.

![](_page_31_Figure_8.jpeg)

**Figure 7-18. nDRVOFF Diagnostic**

<span id="page-32-0"></span>![](_page_32_Picture_0.jpeg)

## *7.3.5 Gate Driver Protective Circuits*

The DRV816x are protected against GVDD undervoltage and overvoltage, bootstrap undervoltage, MOSFET  $V_{DS}$  and Overtemperature (OTSD) events.

![](_page_32_Picture_324.jpeg)

#### **Table 7-7. Fault Action and Response**

(1) S-PD : Semi-active Pull Down

(2) P-PD : Passive Pull Down

(3) Active : Gate Drivers are active for PWM

#### **7.3.5.1 GVDD Undervoltage Lockout (GVDD\_UV)**

If at any time the voltage on the GVDD pin falls lower than the  $V_{GVDD_U}$  threshold voltage for longer than the t<sub>GVDD</sub> <sub>UV</sub> <sub>DG</sub> deglitch time, the device detects a GVDD undervoltage event. After detecting the GVDD UV undervoltage event, all of the gate driver outputs are driven low to disable the external MOSFETs, the charge pump is disabled, and the nFAULT pin pulls low. After the GVDD\_UV condition is cleared, the nFAULT goes high.

#### **7.3.5.2 MOSFET VDS Overcurrent Protection (VDS\_OCP)**

The DRV816x devices have adjustable  $V_{DS}$  voltage monitors to detect overcurrent or short-circuit conditions on the external power MOSFETs. A MOSFET overcurrent event is sensed by monitoring the  $V_{DS}$  voltage drop across the external MOSFET  $R_{DS(on)}$ . The high-side VDS monitors measure between the VDRAIN and SH pins. The low-side VDS monitors measure between the SH and SL pins. If the voltage across external MOSFET exceeds the  $V_{VDSLVL}$  threshold for longer than the t<sub>DS DG</sub> deglitch time, a VDS\_OCP event is recognized. After detecting the VDS overcurrent event, all of the gate driver outputs are driven low to disable the external MOSFETs and nFAULT pin is driven low. The VDS threshold can be set between 0.1 V to 2.0 V by VDSLVL pin. The VDS deglitch time is fixed at t<sub>DS DG</sub>. The VDS OCP can be disabled by leaving VDSLVL pin open. After the over current condition is cleared, the fault state remains latched and can be cleared when INH(IN) and INL(EN) stay low for  $t_{\text{CI}}$ <sub>RFLT</sub> time.

![](_page_33_Picture_1.jpeg)

![](_page_33_Figure_2.jpeg)

Figure 7-19. DRV816x MOSFET V<sub>DS</sub> Overcurrent protection

## **7.3.5.3 Thermal Shutdown (OTSD)**

If the die temperature exceeds the trip point of the thermal shutdown limit ( $T<sub>OTSD</sub>$ ), an OTSD event is recognized. After detecting the OTSD overtemperature event, all of the gate driver outputs are driven low to disable the external MOSFETs, and nFAULT pin is driven low. After OTSD condition is cleared, the device returns to normal operation and nFAULT goes high.

<span id="page-34-0"></span>![](_page_34_Picture_0.jpeg)

## **8 Application and Implementation**

## **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **8.1 Application Information**

The DRV816x family of devices is primarily used in applications for three-phase brushless DC motor control. The design procedures in the *Section 8.2* section highlight how to use and configure the DRV816x family of devices.

## **8.2 Typical Application**

## *8.2.1 Typical Application with DRV8161*

Figure shows a typical application diagram of DRV8161.

![](_page_34_Figure_10.jpeg)

**Figure 8-1. Typical application diagram of DRV8161**

## *8.2.2 Typical Application with DRV8162 and DRV8162L*

Figure shows a typical application diagram of DRV8162 and DRV8162L.

![](_page_35_Figure_2.jpeg)

## **Figure 8-2. Typical application diagram of DRV8162 and DRV8162L**

## *8.2.3 External Components*

The table lists the recommended values of the external components for the gate driver.

![](_page_35_Picture_433.jpeg)

![](_page_35_Picture_434.jpeg)

36 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSGZ1B&partnum=DRV8161)* Copyright © 2024 Texas Instruments Incorporated

![](_page_36_Picture_0.jpeg)

## **Table 8-1. DRV816x External Components (continued)**

![](_page_36_Picture_139.jpeg)

![](_page_37_Picture_1.jpeg)

## <span id="page-37-0"></span>**9 Layout**

## **9.1 Layout Guidelines**

- Minimize length and impedance of GH, SH, GL, and SL traces. Use as few vias as possible to minimize parasitic inductance. It is also recommended to increase these trace widths shortly after routing away from the device pin to minimize parasitic resistance.
- Keep bootstrap capacitor  $C_{\text{BST}}$  close to their respective pins
- Keep GVDD capacitors close to GVDD pin
- Keep VDRAIN capacitor close to VDRAIN pin to supply steady switching current for the charge pump.
- Additional bulk capacitance is required to bypass the high current path on the external MOSFETs. This bulk capacitance should be placed such that it minimizes the length of any high current paths through the external MOSFETs. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and let the bulk capacitor deliver high current.
- Connect SL pin to MOSFET source, not directly to GND, for accurate VDS detection.
- DRV8161 only: Route SN/SP pins in parallel from the sense resistor to the device. Place filtering components close to the device pins to minimize post-filter noise coupling. Ensure that SN/SP stay separated from GND plane to achieve best CSA accuracy. The bypass capacitor across CSAREF and GND should be placed closer to the device pin.
- The hardware interface resistors  $R_{IDRIVE1}$ ,  $R_{IDRIVE2}$ ,  $R_{VDSLVL}$ ,  $R_{DTMODE}$ , and  $R_{CSAGAIN}$  should be placed as close as possible to the device pins.
- Minimize parallel routing to reduce noise coupling from potential noise source into any noise-sensitive device signals. The noise-sensitive signals include the multilevel hardware interface pins IDRIVE1, IDRIVE2, VDSLVL, DTMODE and CSAGAIN as well as the current sense amplifier output SO.

![](_page_37_Figure_13.jpeg)

**Figure 9-1. DRV8161 Layout**

<span id="page-38-0"></span>![](_page_38_Picture_0.jpeg)

## **10 Device and Documentation Support**

## **10.1 Device Support**

## **10.2 Documentation Support**

## *10.2.1 Related Documentation*

- Texas Instruments,*[Understanding Smart Gate Drive \(Rev. D\)](https://www.ti.com/lit/pdf/slva714)* application report
- Texas Instruments, *[Brushless-DC Motor Driver Considerations and Selection Guide \(Rev. A\) application](https://www.ti.com/lit/pdf/slvaes1)  [report](https://www.ti.com/lit/pdf/slvaes1)*
- Texas Instruments, *[Best Practices for Board Layout of Motor Drivers \(Rev. B\)](https://www.ti.com/lit/pdf/slva959)* application note
- Texas Instruments, *[Hardware Design Considerations for an Electric Bicycle Using a BLDC Motor](https://www.ti.com/lit/pdf/slva642b/)* application [report](https://www.ti.com/lit/pdf/slva642b/)
- Texas Instruments,*[Sensored 3-Phase BLDC Motor Control Using MSP430](https://www.ti.com/lit/pdf/SLAA503)* application report

## **10.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.4 Community Resources**

#### **10.5 Trademarks**

All trademarks are the property of their respective owners.

## **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

![](_page_38_Picture_169.jpeg)

## **Changes from Revision \* (May 2024) to Revision A (July 2024) Page** • Added new device orderable DRV8328L... [1](#page-0-0)

## **12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

![](_page_39_Picture_1.jpeg)

## **PACKAGE OUTLINE**

**DGS0020A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE

![](_page_39_Figure_5.jpeg)

#### NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing<br>per ASME Y14.5M.<br>2. This drawing is subject to change without notice.<br>3. This dimension does n

exceed 0.15 mm per side.

4. No JEDEC registration as of September 2020. 5. Features may differ or may not be present.

![](_page_39_Picture_13.jpeg)

![](_page_40_Picture_0.jpeg)

## **EXAMPLE BOARD LAYOUT**

## **DGS0020A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE

![](_page_40_Figure_5.jpeg)

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.<br>8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments liter
- 
- 9. Size of metal pad may vary due to creepage requirement. 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

![](_page_40_Picture_12.jpeg)

![](_page_41_Picture_1.jpeg)

## **EXAMPLE STENCIL DESIGN**

## **DGS0020A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE

![](_page_41_Figure_5.jpeg)

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 12. Board assembly site may have different recommendations for stencil design.

![](_page_41_Picture_9.jpeg)

![](_page_42_Picture_0.jpeg)

## **PACKAGING INFORMATION**

![](_page_42_Picture_248.jpeg)

**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

![](_page_43_Picture_0.jpeg)

# **PACKAGE OPTION ADDENDUM**

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![](_page_44_Picture_1.jpeg)

**TEXAS** 

## **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 

![](_page_44_Figure_4.jpeg)

![](_page_44_Figure_5.jpeg)

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![](_page_44_Figure_7.jpeg)

![](_page_44_Picture_228.jpeg)

![](_page_44_Picture_229.jpeg)

![](_page_45_Picture_0.jpeg)

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Dec-2024

![](_page_45_Figure_4.jpeg)

\*All dimensions are nominal

![](_page_45_Picture_71.jpeg)

![](_page_46_Picture_1.jpeg)

# **PACKAGE OUTLINE**

# **DGS0020A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE

![](_page_46_Figure_5.jpeg)

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.

![](_page_46_Picture_13.jpeg)

# **EXAMPLE BOARD LAYOUT**

# **DGS0020A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE

![](_page_47_Figure_4.jpeg)

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

![](_page_47_Picture_11.jpeg)

# **EXAMPLE STENCIL DESIGN**

# **DGS0020A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE

![](_page_48_Figure_4.jpeg)

NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.

![](_page_48_Picture_8.jpeg)

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated