

# F29H85x and F29P58x Real-Time Microcontrollers

# 1 Features

### **Real-time Processing**

- Three C29x 64-bit CPUs (CPU1, CPU2, CPU3) running at 200MHz
  - 2x signal chain performance versus C28x with improved pipeline
  - Split lock and lockstep operating modes
- C29x CPU architecture
  - Byte addressability
  - High-performance real-time control with low latency
  - High-performance DSP and general-purpose processing capabilities
  - VLIW CPU executes 1 to 8 instructions in parallel
  - Fully protected pipeline
  - 8/16/32/64-bit single-cycle memory operations, up to two 64-bit memory reads and one 64-bit memory write in a single-cycle
  - IEEE 32-bit and 64-bit floating operations
  - 32-bit and 64-bit trigonometric operations
  - HW interrupt prioritization and nesting
  - 11-cycle real-time interrupt response
  - Atomic operations with memory protection
  - Multi safe island code execution managed in hardware

### Memory

- 4MB of CPU-mappable flash (ECC-protected) capable of supporting Firmware Over the Air (FOTA) with A/B swap and LFU
- 256KB of Data-only Flash (ECC-protected)
- 452KB of RAM (ECC-protected) ٠
- Dedicated 512KB Flash and 36KB RAM memories for HSM (ECC-protected)
- Built in ECC logic for system-wide safety

## **Safety Peripherals**

- CPU1 and CPU2 splitlock and lockstep support
- Logic Power-On Self-Test (LPOST)
- Memory Power-On Self-Test (MPOST)
- Error and Signaling Module (ESM)
- Dual-clock Comparator (DCC) ٠
- Waveform Analyzer and Diagnostics (WADI)
- Context-sensitive Memory and Peripheral Protection with SSU
- Safety Interconnect (SIC)
- **Functional Safety-Compliant targeted** 
  - Developed for functional safety applications

- Documentation will be available to aid ISO 26262 and IEC 61508; system design will be available upon production release
- Systematic capability up to ASIL D and SIL 3 targeted
- Hardware capability up to ASIL D and SIL 3 targeted
- Safety-related certification
  - ISO 26262 certification up to ASIL D and IEC 61508 SIL 3 by TÜV SÜD planned

### Security

- Hardware Security Module (HSM)
  - Independently running Arm<sup>®</sup> Cortex<sup>®</sup>-M4 based security controller subsystem at 100MHz
  - 512KB of flash (ECC-protected)
  - 36KB of RAM (ECC-protected)
  - Secure key storage
  - Secure BOOT
  - Secure Debug
  - Dedicated 8-channel Real-Time Direct Memory Access (RTDMA) controller
  - EVITA-full support
  - FOTA with A/B swap
  - Hardware cryptographic accelerators
    - Asymmetric cryptography RSA, ECC, SM2
    - Symmetric cryptography AES, SM4
    - Hash operations SHA2, HMAC, SM3
    - True Random Number Generator
- Safety and Security Unit (SSU)
  - Advanced Real-Time Safety and Security
    - 64 Memory Access Protection Ranges per CPU
    - Up to 15 user LINKs and 7 stack pointers per CPU for hardware code isolation
    - Power-on Self-test (POST) capability
    - FOTA and LFU support with rollback control

## **Analog Subsystem**

- Five Analog-to-Digital Converters (ADCs)
  - Two 16-bit ADCs, 1.19MSPS each
  - Three 12-bit ADCs, 3.92MSPS each
  - Up to 80 single-ended or 16 differential inputs
  - 40 redundant input channels for flexibility
  - Separate sample-and-hold (S/H) on each ADC for simultaneous sampling
  - Hardware post-processing of conversions
  - Hardware oversampling (up to 128x) and undersampling modes, with accumulation, averaging and outlier rejection

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.





- Programmable delay from SOC trigger to start of conversion
- Automatic comparison of conversion results for functional safety applications
- 12 windowed comparators with 12-bit Digital-to-Analog Converter (DAC) references
  - Connection options for internal temperature sensor and ADC reference
- Two 12-bit buffered DAC outputs

# **Control Peripherals**

- 36 Pulse Width Modulator (PWM) channels, all with high-resolution capability (HRPWM)
  - Minimum Dead-Band Logic (MINDB)
  - Illegal Combo Logic (ICL) for standard and high resolution
  - Diode Emulation (DE) support
  - Multilevel shadowing on XCMP
- Six Enhanced Capture (eCAP) modules
  - High-resolution Capture (HRCAP) available on two of the six eCAP modules
  - Two new monitor units for edge, pulse width and period that can be coupled with ePWM strobes and trip events
  - Increased 256 multiplexed capture inputs
     New ADC SOC generation capability
- Six Enhanced Quadrature Encoder Pulse (eQEP) modules
- 16 Sigma-Delta Filter Module (SDFM) input channels, 2 independent filters per channel
- Embedded Pattern Generator (EPG)
- Configurable Logic Block (CLB)
  - Six tiles
  - Augments existing peripheral capability
  - Supports position manager solutions

## **Communications Peripherals**

- EtherCAT<sup>®</sup> SubordinateDevice (or SubDevice) Controller (ESC)
- Fast Serial Interface (FSI) with four transmitters and four receivers
- Five high-speed (up to 50MHz) SPI ports (pinbootable)
- Six High-Speed Universal Asynchronous Receiver/ Transmitters (UARTs) (pin-bootable)
- Two I2C interfaces (pin-bootable)
- Two Local Interconnect Network (LIN) (supports SCI)
- Power-Management Bus (PMBus) interface (supports I2C)
- Six Single Edge Nibble Transmission interface (SENT)
- Six Controller Area Networks with Flexible Data Rate (CAN FD/MCAN) (pin-bootable)

### Systems Peripherals

- External Memory Interface (EMIF) with ASRAM and SDRAM support
- Two 10-channel Real-Time Direct Memory Access (RTDMA) controllers with MPU
- Up to 190 usable signal pins
  - 136 General-Purpose Input/Output (GPIO) pins
  - 80 analog pins (26 AGPIOs included in GPIOs)
- Peripheral Interrupt Priority and Expansion (PIPE)
- Low-power mode (LPM) support
- Embedded Real-time Analysis and Diagnostic (ERAD)

### **Clock and System Control**

- · On-chip crystal oscillator
- Windowed watchdog timer module
- Missing clock detection circuitry
- 1.2V core, 3.3V I/O design
  - Internal VREG for 1.2V generation
  - Brownout reset (BOR) circuit

### Package Options:

- · Lead-free, green packaging
- 256-ball New Fine Pitch Ball Grid Array (nFBGA) [ZEX suffix], 13mm x 13mm/0.8mm pitch
- 176-pin Thermally Enhanced Thin Quad Flatpack (HTQFP) [PTS suffix], 22mm x 22mm/0.4mm pitch
- 144-pin HTQFP [RFS suffix], 18mm x 18mm/0.4mm pitch
- 100-pin HTQFP [PZS suffix], 14mm x 14mm/0.4mm pitch

## Temperature

Ambient (T<sub>A</sub>): –40°C to 125°C

# 2 Applications

- On-board charger (OBC) with or without Host
  Integration
- HEV/EV DC/DC converter
- Electric power steering (EPS)
- Traction Inverter
- Medium/short range radar
- HVAC large commercial motor control
- Automated sorting equipment
- CNC control
- Central inverter
- String inverter
- Inverter & motor control
- Linear motor segment controller
- Servo drive control module
- Industrial AC-DC
- Three phase UPS
- Merchant network and server PSU



# 3 Description

The F29H85x and F29P58x are members of the C2000<sup>™</sup> real-time microcontroller family of scalable, ultra-low latency devices designed for efficiency in power electronics, including but not limited to: high power density, high switching frequencies, and supporting the use of GaN and SiC technologies.

These include such applications as:

- Electrical vehicles and transportation
- Motor control
  - Traction inverter motor control
  - HVAC motor control
  - Mobile robot motor control
- Solar inverters
  - Central inverter
  - Micro inverter
  - String inverter
- Digital power
- Industrial motor drives
- EV charging infrastructure

The real-time control subsystem has up to three 200MHz C29x DSP cores. The C29x supports 32-bit and 64-bit floating- and fixed-point signal-processing running from on-chip flash or RAM. The C29x CPU is boosted by trigonometric math instructions, speeding up common algorithms key to real-time control systems.

Many features are included to support a system-level ASIL-D functional safety solution. The C29x CPU1 and CPU2 cores can be put in lockstep for detection of permanent and transient faults. Logic Power-On Self-Test (LPOST) and Memory Power-On Self-Test (MPOST) provide start-up detection of latent faults. Safe interconnects provide fault detection between the CPU and the peripherals. The ADC safety checker compares ADC conversion results from multiple ADC modules without additional CPU cycles. The Waveform Analyzer and Diagnostic (WADI) can monitor multiple signals for proper operation and take action to ensure a safe state is maintained. The device architecture features a Safe Interconnect (SIC) for end-to-end code and data safety, with CPU-based ECC protection for all memories and peripheral endpoints.

Hardware Security Manager (HSM) provides EVITA-full security support. Features include Secure Boot, secure storage and keyring support, secure debug authentication, and cryptographic accelerator engines. The HSM enables secure key and code provisioning in untrusted factory environments, and supports Firmware-Over-The-Air updates of HSM and host application firmware, with A/B swap capability and rollback control.

SSU (Safety and Security unit) enables superior run-time safety and security features. This feature can be used create safety isolation (Freedom From Interference) among the threads running on same CPU or different CPUs. The SSU features a context-sensitive MPU mechanism that automatically switches access permissions in hardware based on currently executing thread or task. This eliminates software overhead, enabling real-time code performance without compromising system safety. The SSU provides multi-user debug authentication, and also supports Live Firmware Update (LFU) and FOTA fpr application firmware updates with A/B swap and rollback control.

High-performance analog blocks are tightly integrated with the processing and control units to provide optimal real-time signal chain performance. Two 16-bit Analog-to-Digital Converters (ADC) and three 12-bit ADCs have up to 80 analog channels as well as an integrated post-processing block and hardware oversampling. Two 12-bit buffered DACs and twenty-four comparator channels are available.

Thirty-six frequency-independent PWMs, all with high-resolution capability, enable control of multiple power stages, from 3-phase inverters to advanced multilevel power topologies. The PWMs have been enhanced with Minimum Dead-Band Logic (MINDL), Diode Emulation (DE), and Illegal Combo Logic (ICL) features.

The Configurable Logic Block (CLB) allows the user to add custom logic and potentially integrate FPGA-like functions into the C2000 real-time MCU.

Copyright © 2024 Texas Instruments Incorporated



An EtherCAT SubDevice Controller, Ethernet MAC, and other industry-standard protocols like CAN FD are available on this device. The Fast Serial Interface (FSI) enables up to 200Mbps of robust communications across an isolation boundary.

Want to learn more about features that make C2000 MCUs the right choice for your real-time control system? Check out *The Essential Guide for Developing With C2000™ Real-Time Microcontrollers* and visit the C2000 real-time microcontrollers page.

The Getting Started With C2000<sup>™</sup> Real-Time Control Microcontrollers (MCUs) Getting Started Guide covers all aspects of development with C2000 devices from hardware to support resources. In addition to key reference documents, each section provides relevant links and resources to further expand on the information covered.

Ready to get started? Check out the F29H85X-SOM-EVM evaluation board, and download the MCU-SDK-F29H85x software development kit.

Package Information											
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM)	PITCH							
	ZEX (nFBGA, 256)	13mm × 13mm	13mm × 13mm	0.8mm							
F29H85xTxx	PTS (HTQFP, 176)	22mm × 22mm	20mm × 20mm	0.4mm							
	RFS (HTQFP, 144)	18mm × 18mm	16mm × 16mm	0.4mm							
	PZS (HTQFP, 100)	14mm × 14mm	12mm × 12mm	0.4mm							
	ZEX (nFBGA, 256)	13mm × 13mm	13mm × 13mm	0.8mm							
	PTS (HTQFP, 176)	22mm × 22mm	20mm × 20mm	0.4mm							
1 2911037077	RFS (HTQFP, 144)	18mm × 18mm	16mm × 16mm	0.4mm							
	PZS (HTQFP, 100)	14mm × 14mm	12mm × 12mm	0.4mm							
	ZEX (nFBGA, 256)	13mm × 13mm	13mm × 13mm	0.8mm							
F20P58xDvv	PTS (HTQFP, 176)	22mm × 22mm	20mm × 20mm	0.4mm							
FZ9F JOXDXX	RFS (HTQFP, 144)	18mm × 18mm	16mm × 16mm	0.4mm							
	PZS (HTQFP, 100)	14mm × 14mm	12mm × 12mm	0.4mm							

(1) For more information, see the Mechanical, Packaging, and Orderable Information section.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

PART NUMBER <sup>(1)</sup>	CPU	FREQUENCY	FLASH	ADC	EMIF ETHERCAT						
F29H85xTU9	CPU1				Yes						
F29H85xTU8	CPU2	200MHz	41010	2 – 16-bit/12-bit 3 – 12-bit	_						
F29H85xTM8	CPU3		2MB		-						
F29H85xDU7					Yes						
F29H85xDU6	CPU1	2001417	41010	2 – 16-bit/12-bit	_						
F29H85xDM7	CPU3	20010112		3 – 12-bit	Yes						
F29H85xDM6			ZIVID		_						
F29P58xDU5	CPU1	200МЦ-	4MB	2 – 16-bit/12-bit	-						
F29P58xDM5	CPU2	2001/11/2	2MB	3 – 12-bit	_						

### **Device Information**

(1) For more information on these devices, see the *Device Comparison* table.



# 3.1 Functional Block Diagram

The Functional Block Diagram shows the CPU system and associated peripherals.



Figure 3-1. Functional Block Diagram



# **Table of Contents**

1	Features	1
2	Applications	2
3	Description	3
	3.1 Functional Block Diagram	5
4	Device Comparison	7
	4.1 Related Products	10
5	Pin Configuration and Functions	11
	5.1 Pin Diagrams	11
	5.2 Pin Attributes	19
	5.3 Signal Descriptions	<mark>64</mark>
	5.4 Pins With Internal Pullup and Pulldown	<mark>89</mark>
	5.5 Pin Multiplexing	89
	5.6 Connections for Unused Pins	97
6	Specifications	<mark>98</mark>
	6.1 Absolute Maximum Ratings	<mark>98</mark>
	6.2 F29H85x ESD Ratings – Commercial	<mark>99</mark>
	6.3 F29H85x ESD Ratings – Automotive	99
	6.4 F29P58x ESD Ratings – Commercial	100
	6.5 F29P58x ESD Ratings – Automotive	101
	6.6 Recommended Operating Conditions	102
	6.7 Power Consumption Summary	103
	6.8 Electrical Characteristics	108
	6.9 Thermal Resistance Characteristics for ZEX	
	Package	110
	6.10 Thermal Resistance Characteristics for PTS	
	Package	110
	6.11 Thermal Resistance Characteristics for RFS	
	Package	110
	6.12 Thermal Resistance Characteristics for PZS	
	Package	111
	6.13 Thermal Design Considerations	111

	6.14 System	112
	6.15 C29x Analog Peripherals	161
	6.16 C29x Control Peripherals	203
	6.17 C29x Communications Peripherals	.222
7	Detailed Description	.256
	7.1 Overview	256
	7.2 Functional Block Diagram	257
	7.3 Error Signaling Module (ESM C29)	.258
	7.4 Error Aggregator	260
	7.5 Memory	263
	7.6 Identification	.287
	7.7 Boot ROM	288
	7.8 Security Modules and Cryptographic Accelerators.	302
	7.9 C29x Subsystem	306
	7.10 Lockstep Compare Module (LCM)	321
8	Applications, Implementation, and Layout	322
	8.1 Reference Design	322
9	Device and Documentation Support	.323
	9.1 Device Nomenclature	.323
	9.2 Markings	324
	9.3 Tools and Software	326
	9.4 Documentation Support	327
	9.5 Support Resources	328
	9.6 Trademarks	328
	9.7 Electrostatic Discharge Caution	.328
	9.8 Glossary	.328
10	) Revision History	329
11	Mechanical, Packaging, and Orderable	
	Information	330
	11.1 Packaging Information	330
	TRAY	.343



# 4 Device Comparison

## Table 4-1. Device Comparison

			F29H85xTxx			F29H85xDxx				8xDxx	
	FEATURE <sup>(1)</sup>	850TU9	859TU8	859TM8	850DU7	859DU6	850DM7	859DM6	589DU5	580DM5 589DM5	
			C29x CPU	Subsystem							
C29x – CPU1	32-bit Floating Point and Trig Instructions					200MHz					
C29x – CPU2	32-bit Floating Point and Trig Instructions		200MHz			-	-		2001	MHz	
C29x – CPU3	64-bit Floating Point and Trig Instructions				200MHz				-	-	
Lockstep capable (CPL	J1 can lockstep with CPU2)		Yes			-	-		Ye	es	
	M0 (Shared CPU1 / CPU2 / CPU3)				4KB				4K	(B	
	LPAx (Program optimized CPU1 / CPU2)		64KB								
RAM (ECC)	LDAx (Data optimized CPU1 / CPU2, shared with HSM)	128KB				128	KB				
	CPAx (Program optimized CPU1 / CPU3)	64KB				64	KB				
	CDAx (Data optimized CPU1 / CPU3)				192KB				-	-	
	Total		452KB								
	C29x – CPU1 / CPU3	41	MB	2MB	41	ИB	21	MB	4MB	2MB	
Flash (ECC)	Data Bank (Supports Software EEPROM Emulation)			l	1	256KB	I		11	l	
	Firmware Over the Air (FOTA) support					Yes					
	Live Firmware Update (LFU) support					Yes					
			C29x S	System							
Data-log and Trace (DL	_T) – Type 0					1 per CPU					
Embedded Pattern Ger	nerator (EPG)					Yes					
Enhanced Real-time A	nalysis and Diagnostic (ERAD) – Type 5					1 per CPU					
External Memory Interf	ace (EMIF) <sup>(2)</sup>	1	-	-	1	-	1	-	-	-	
Real-Time DMA (RTD)	MA) – 10 Channels Each				2 (L	.ockstep capa	ble)				
Waveform Analysis and	d Diagnostic IP (WADI)				2 Inst	ances with 4 I	blocks				
CPU timers						3 per CPU					
Windowed Watchdog T	imer (WWD)					1 per CPU					
Dual-clock Comparator	(DCC)					3					
			Safety and	d Security							
Functional Safety Capa	ability	ASIL D/SIL 3 (targeted) ASIL B/SIL 2 (targeted)						ASIL D/SIL 3 (targeted) <sup>(3)</sup>			
Error Signaling Module	(ESM)					Yes					
Hardware Security Mod	dule (HSM) with EVITA-full	Yes [see the Hardware Security Module (HSM) section]									
JTAG Lock						Yes	. ,	-			
Logic Power-on Self-te	st (LPOST)					Yes					
Memory Power-on Self	-test (MPOST)					Yes					
Safety and Security (S	SU) module					Yes					
SSU Access Protection	n Regions (APR)					64 per CPU					
		Hardware	Security Man	ager (HSM) \$	Subsystem	•					
Cortex-M4						100 MHz					
Nested Vectored Interre	upt Controller (NVIC)					64 Interrupts					
HSM Real-Time DMA (	RTDMA) – 8 Channels					1					
HSM Error Signaling M	lodule (HSM-ESM)					Yes					
Dual-clock Comparator (DCC)		1									
Dual Mode Timer (DMTimer)						2					
Real-time Clock (RTC) Counter						1					
Real-time Interrupt (RTI) Timer		1									
Secure Boot		Yes									
HSM Windowed Watchdog Timer		1									
Security Manager		Yes									
Ele ele	HSM	512KB									
FIdSI	Firmware Over the Air (FOTA) support					Yes					

7





### Table 4-1. Device Comparison (continued)

			5001105			50010			Faaba	0 <b>D</b>		
	FEATURE <sup>(1)</sup>		F29F105X1XX		1251105XDXX			1	F29P5			
	LATORE	850TU9	859TU8	859TM8	850DU7	859DU6	850DM7	859DM6	589DU5	580DM5 589DM5		
	Local					36KB						
RAM	LDAx (Shared with C29x)	-				128KB						
	Mailbox	4КВ										
	Cı	yptographic	Accelerators	(Mappable t	o HSM or C2	9x)						
True Random Number	Generator (TRNG)					Yes						
Deterministic Random	Bit Generator (DRBG)	+				Yes						
CRC Engine						Yes						
Symmetric	Advance Encryption Standard (AES)					Yes						
Cryptography	SM4					Yes						
Asymmetric	Public Key Accelerator (PKA): ECC, RSA		Yes									
Cryptography	SM2					Yes						
	Hash-based Message Authentication Codes (HMAC)					Yes						
Hashing Function	Secure Hash Algorithm (SHA)	Yes										
	MD5					Yes						
	SM3					Yes						
		GPIO Pin	ns, Analog Pi	ns, and Pow	er Supply							
Internal 3.3-V to 1.2-V	Voltage Regulator				-				100-pin (100	)MHz) only <sup>(4)</sup>		
	256-ball ZEX BGA					110						
Digital GPIO	176-pin PTS HTQFP		86									
	144-pin RFS HTQFP					65						
	100-pin PZS HTQFP	-	4	6	-	46	-		46			
	256-ball ZEX BGA					26						
Analog or Digital	r Digital 176-pin PTS HTQFP					26						
Bi-directional (AGPIO)	144-pin RFS HTQFP					16						
	100-pin PZS HTQFP	-	8	3	-	8	-		8			
	256-ball ZEX BGA					54						
Analog or Digital Input	176-pin PTS HTQFP					28						
(AIO)	144-pin RFS HTQFP					28		1				
	100-pin PZS HTQFP	-	1	6	-	16	-		16			
	256-ball ZEX BGA					190						
Total Signal pins (GPIO, AGPIO and	176-pin PTS HTQFP					140						
AIO)	144-pin RFS HTQFP		1		1	109		1				
	100-pin PZS HTQFP	-	7	0	-	70	-		70			
	1		Analog Po	eripherals					1			
	Number				2					2		
ADC 16-/12-bit	16-bit mode Throughput					1.19 MSPS						
Modules ADC AB –	16-bit mode Conversion Time <sup>(5)</sup>					840 ns						
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	12-bit mode Throughput					3.92 MSPS						
	12-bit mode Conversion Time <sup>(5)</sup>					255 ns						
ADC 12-bit Modules	Number					3						
ADC CDE – Type 5	Throughput					3.92 MSPS						
	Conversion Time <sup>(5)</sup>	<u> </u>				255 ns						
ADC abancels (46 bit	256-ball ZEX BGA	<u> </u>				32						
single-ended mode)	1/6-pin PTS HTQFP	<u> </u>				26						
Modules ADC AB	144-pin RFS HTQFP	<u> </u>				21		1				
	100-pin PZS HTQFP		1	2	-	12	-		12			
	256-ball ZEX BGA	<u> </u>				16						
(differential mode)		<u> </u>				13						
Modules ADC AB	144-pin RFS HTQFP	<u> </u>	1		1	10	1	1				
1	100-pin PZS HTQFP		6	ò		6		1	6			



#### Table 4-1. Device Comparison (continued)

		F29H85xTxx			F29H85xDxx				F29P58xDxx			
	FEATURE <sup>(1)</sup>	850TU9	859TU8	859TM8	850DU7	859DU6	850DM7	859DM6	589DU5	580DM5 589DM5		
	256-ball ZEX BGA					80						
ADC channels (12-bit	176-pin PTS HTQFP											
All ADC modules	144-pin RFS HTQFP		44									
	100-pin PZS HTQFP	-	2	24	-	24	-		24			
Temperature sensor						2						
Buffered DAC – Type 1					2				:	2		
CMPSS (two comparat	ors and two internal DACs) – Type 6				12				1	2		
			Control Peripherals									
Configurable Logic Blo	ck (CLB) – Type 3				6 Tiles				4 T	ïles		
	Total Channels				36				2	4		
ePWM – Type 5	HRPWM Capable				36				2	4		
	Total Modules				6					6		
eCAP – Type 3	HRCAP Capable			2 (	eCAP5, eCA	P6)				-		
eQEP modules - Type	2				6					4		
Sigma-Delta Filter Mod	lule (SDFM) Channels – Type 2			16 Chanr	nels (4 SDFM	modules)			16 Channels (4 SDFM modules)			
Communication Peripherals												
CAN with Flexible Data	a-Rate (CAN FD) – Type 2		6									
Ethernet for Control Au	tomation Technology (EtherCAT) <sup>(2)</sup>	1	-	-	1	-	1	-	-			
Fast Serial Interface (F	SI) RX – Type 2				4				;	3		
Fast Serial Interface (F	SI) TX – Type 2				4				;	3		
Inter-Integrated Circuit	(I2C) – Type 2											
LIN – Type 1 (UART-C	ompatible)		:	2								
Power Management Bu	us (PMBus) 1.1 – Type 0	1										
High Speed UART (HS	-UART) – Type 1	6								4		
Single Edge Nibble Tra	insmission (SENT) – Type 1					6						
SPI – Type 2						5						
		Package Op	tions, Tempe	erature, and (	Qualification							
Maximum Junction temperature (T <sub>J</sub> )	859xxx, 589xxx – all packages 850xxx, 580xxx – PTS, RFS, PZS packages	150°C	150°C	150°C	150°C	150°C	150°C	150°C	150°C	150°C		
	850xxx, 580xxx – ZEX package	125°C	-	-	125°C	-	125°C	-	-	125°C		
Maximum Free-Air temperature (T <sub>A</sub> )	859xxx, 589xxx – all packages 850xxx, 580xxx – PTS, RFS, PZS packages	125°C	125°C	125°C	125°C	125°C	125°C	125°C	125°C	125°C		
	850xxx, 580xxx – ZEX package	105°C	-	-	105°C	-	105°C	-	-	105°C		
Minimum temperature	$(T_J \text{ and } T_A)$					-40°C						
	256-ball ZEX BGA	850TU9	859TU8	859TM8	850DU7	859DU6	850DM7	859DM6	589DU5	580DM5 589DM5		
Package Ontions	176-pin PTS HTQFP	850TU9	859TU8	859TM8	850DU7	859DU6	850DM7	859DM6	589DU5	580DM5 589DM5		
	144-pin RFS HTQFP	850TU9	859TU8	859TM8	850DU7	859DU6	850DM7	859DM6	589DU5	580DM5 589DM5		
	100-pin PZS HTQFP	-	859TU8	859TM8	-	859DU6	-	859DM6	589DU5	580DM5 589DM5		

(1) A type change represents a major functional feature difference in a peripheral module. Within a peripheral type, there may be minor differences between devices that do not affect the basic functionality of the module. For more information, see the C2000 Real-Time Microcontrollers Peripherals Reference Guide.

(2) In the 144-pin package, EMIF and EtherCAT cannot be used concurrently.

(3) Supported only with external VREG.

(4) VREG is supported only on 100-pin devices, but the CPU has to run at 100MHz with no LPOST execution due to current limitations.

(5) Time between start of sample-and-hold window to start of sample-and-hold window of the next conversion.



### 4.1 Related Products

### TMS320F2837xD Real-Time Dual-Core Microcontrollers

The F2837xD series sets a standard for performance with dual subsystems. Each subsystem consists of a C28x CPU and a parallel control law accelerator (CLA), each running at 200 MHz. Enhancing performance are TMU and VCU accelerators. Capabilities include multiple 16-bit/12-bit mode ADCs, DAC, Sigma-Delta filters, USB, configurable logic block (CLB), on-chip oscillators, and enhanced versions of all peripherals. The F2837xD is available with up to 1MB of Flash. It is available in a 176-pin QFP or 337-pin BGA package.

### TMS320F2837xS Real-Time Microcontrollers

The F2837xS series is a pin-to-pin compatible version of F2837xD but with only one C28x-CPU-and-CLA subsystem enabled. It is also available in a 100-pin QFP to enable compatibility with the TMS320F2807x series.

### TMS320F2838x Real-Time Microcontrollers

The F2838x series offers more performance, larger pin counts, flash memory sizes, peripheral and wide variety of connectivity options. The F2838x series includes the latest generation of accelerators, ePWM peripherals, and analog technology.

### TMS320F28P65x Real-Time Microcontrollers

The F28P65x series is built for efficient control of power electronics. The family of devices includes more ADC channels for further integration and hardware ADC oversampling to save CPU bandwidth. It's new EPWM type has 36 high resolution PWMs with enhanced flexibility to enable new power topologies like multiphase and multilevel power architectures. Other capabilities include up to 1.28MB of flash, 11 windowed comparators with dual-ramp generators, lockstep capability and a CLA module running at 200MHz. The F28P65x family of devices has 100-pin QFP, 169-pin BGA, 176-pin QFP and 256-pin BGA package variants.



# **5 Pin Configuration and Functions**

# 5.1 Pin Diagrams

Figure 5-1 shows the ball assignments on the 256-ball ZEX New Fine Pitch Ball Grid Array (nFBGA). Figure 5-2 to Figure 5-5 show the ball assignments on the 256-ball ZEX nFBGA in quadrants.

Figure 5-6 shows the pin assignments on the 176-pin PTS Thermally Enhanced Thin Quad Flatpack.

Figure 5-7 shows the pin assignments on the 144-pin RFS Thermally Enhanced Thin Quad Flatpack.

Figure 5-8 shows the pin assignments on the 100-pin PZS Thermally Enhanced Thin Quad Flatpack.



A. Only the GPIO function is shown on GPIO terminals. See Section 5.2 for the complete, muxed signal name.

## Figure 5-1. 256-Ball ZEX New Fine Pitch Ball Grid Array (Bottom View)





ADVANCE INFORMATION

A. Only the GPIO function is shown on GPIO terminals. See Section 5.2 for the complete, muxed signal name.

## Figure 5-2. 256-Ball ZEX New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant 1]



## Figure 5-3. 256-Ball ZEX New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant 2]







Figure 5-4. 256-Ball ZEX New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant 3]





### Figure 5-5. 256-Ball ZEX New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant 4]



Figure 5-6. 176-Pin PTS Thermally Enhanced Thin Quad Flatpack (Top View)

Texas

**INSTRUMENTS** 

www.ti.com



Figure 5-7. 144-Pin RFS Thermally Enhanced Thin Quad Flatpack (Top View)



Copyright © 2024 Texas Instruments Incorporated





Figure 5-8. 100-Pin PZS Thermally Enhanced Thin Quad Flatpack (Top View)



# 5.2 Pin Attributes

Table 5-1. Pin Attributes									
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION		
ANALOG									
A0						I	ADC-A Input 0		
C24						I	ADC-C Input 24		
DACA_OUT		R1	44	36	25	0	Buffered DAC-A Output.		
AIO160	0, 4, 8, 12					I	Analog Pin Used For Digital Input 160 This pin also has digital mux functions which are described in the GPIO section of this table.		
A1						I	ADC-A Input 1		
C25						I	ADC-C Input 25		
CMP4_HN0						I	CMPSS-4 High Comparator Negative Input 0		
CMP4_LN0		P1	43	35	24	I	CMPSS-4 Low Comparator Negative Input 0		
AIO161	0, 4, 8, 12					I	Analog Pin Used For Digital Input 161 This pin also has digital mux functions which are described in the GPIO section of this table.		
A2						I	ADC-A Input 2		
CMP1_HP1						I	CMPSS-1 High Comparator Positive Input 1		
CMP1_LP1						I	CMPSS-1 Low Comparator Positive Input 1		
CMP9_HN0						I	CMPSS-9 High Comparator Negative Input 0		
CMP9_LN0		M1	36	28		I	CMPSS-9 Low Comparator Negative Input 0		
D24						I	ADC-D Input 24		
AIO162	0, 4, 8, 12					I	Analog Pin Used For Digital Input 162 This pin also has digital mux functions which are described in the GPIO section of this table.		
A3						I	ADC-A Input 3		
CMP1_HN1						I	CMPSS-1 High Comparator Negative Input 1		
CMP1_HP2						I	CMPSS-1 High Comparator Positive Input 2		
CMP1_LN1						I	CMPSS-1 Low Comparator Negative Input 1		
CMP1_LP2		M2	35	27		I	CMPSS-1 Low Comparator Positive Input 2		
D25						I	ADC-D Input 25		
AIO163	0, 4, 8, 12					I	Analog Pin Used For Digital Input 163 This pin also has digital mux functions which are described in the GPIO section of this table.		
A4						I	ADC-A Input 4		
CMP1_HP0						I	CMPSS-1 High Comparator Positive Input 0		
CMP1_LP0						I	CMPSS-1 Low Comparator Positive Input 0		
CMP2_HN1						I	CMPSS-2 High Comparator Negative Input 1		
CMP2_LN1		L2	32	24		I	CMPSS-2 Low Comparator Negative Input 1		
D28						I	ADC-D Input 28		
							Analog Pin Used For Digital Input 164 This pin also		
AIO164	0, 4, 8, 12					I	has digital mux functions which are described in the GPIO section of this table.		
A5						I	ADC-A Input 5		
CMP1_HN0						I	CMPSS-1 High Comparator Negative Input 0		
CMP1_LN0			24	00		I	CMPSS-1 Low Comparator Negative Input 0		
D29		L1	31	23		I	ADC-D Input 29		
AIO165	0, 4, 8, 12					I	Analog Pin Used For Digital Input 165 This pin also has digital mux functions which are described in the GPIO section of this table.		



Table 5-1. Pin Attributes (continued)										
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
A6						I	ADC-A Input 6			
CMP2_HP0						I	CMPSS-2 High Comparator Positive Input 0			
CMP2_LP0						I	CMPSS-2 Low Comparator Positive Input 0			
CMP12_HN0						I	CMPSS-12 High Comparator Negative Input 0			
CMP12_LN0		L5	26	18	13	I	CMPSS-12 Low Comparator Negative Input 0			
E24						I	ADC-E Input 24			
GPIO224	0, 4, 8, 12					I/O	General-Purpose Input Output 224 This pin also has digital mux functions which are described in the GPIO section of this table.			
A7						I	ADC-A Input 7			
CMP2_HN0						I	CMPSS-2 High Comparator Negative Input 0			
CMP2_LN0						I	CMPSS-2 Low Comparator Negative Input 0			
CMP9_HP2						I	CMPSS-9 High Comparator Positive Input 2			
CMP9_LP2		K5	25	17	12	I	CMPSS-9 Low Comparator Positive Input 2			
 E25						I	ADC-E Input 25			
GPIO225	0, 4, 8, 12					I/O	General-Purpose Input Output 225 This pin also has digital mux functions which are described in the GPIO section of this table.			
A8						I	ADC-A Input 8			
CMP8_LP3						I	CMPSS-8 Low Comparator Positive Input 3			
GPIO226	0, 4, 8, 12	H4	22	16		I/O	General-Purpose Input Output 226 This pin also has digital mux functions which are described in the GPIO section of this table.			
A9						I	ADC-A Input 9			
CMP6_HP4						I	CMPSS-6 High Comparator Positive Input 4			
GPIO227	0, 4, 8, 12	H3	21			I/O	General-Purpose Input Output 227 This pin also has digital mux functions which are described in the GPIO section of this table.			
A10						I	ADC-A Input 10			
CMP7 HP4						I	CMPSS-7 High Comparator Positive Input 4			
GPIO228	0, 4, 8, 12	G3	18			I/O	General-Purpose Input Output 228 This pin also has digital mux functions which are described in the GPIO section of this table.			
A11						I	ADC-A Input 11			
CMP8_HP4						I	CMPSS-8 High Comparator Positive Input 4			
GPIO229	0, 4, 8, 12	G4	17			I/O	General-Purpose Input Output 229 This pin also has digital mux functions which are described in the GPIO section of this table.			
A12						I	ADC-A Input 12			
CMP1_HP5						I	CMPSS-1 High Comparator Positive Input 5			
CMP1_LP5		к2				I	CMPSS-1 Low Comparator Positive Input 5			
AIO166	0, 4, 8, 12					I	Analog Pin Used For Digital Input 166 This pin also has digital mux functions which are described in the GPIO section of this table.			
A13						I	ADC-A Input 13			
CMP2_HP5						I	CMPSS-2 High Comparator Positive Input 5			
CMP2_LP5		K1				I	CMPSS-2 Low Comparator Positive Input 5			
AIO167	0, 4, 8, 12					I	Analog Pin Used For Digital Input 167 This pin also has digital mux functions which are described in the GPIO section of this table.			



Table 5-1. Pin Attributes (continued)									
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION		
A14						I	ADC-A Input 14		
B14						I.	ADC-B Input 14		
C14						I	ADC-C Input 14		
D14		МЗ	40	32	21	I	ADC-D Input 14		
E14						I	ADC-E Input 14		
AIO168	0, 4, 8, 12					I	Analog Pin Used For Digital Input 168 This pin also has digital mux functions which are described in the GPIO section of this table.		
A15						I	ADC-A Input 15		
B15						I	ADC-B Input 15		
C15						I.	ADC-C Input 15		
D15		M4	39	31	20	I	ADC-D Input 15		
E15						I	ADC-E Input 15		
AIO169	0, 4, 8, 12					I	Analog Pin Used For Digital Input 169 This pin also has digital mux functions which are described in the GPIO section of this table.		
ВО						I	ADC-B Input 0		
C26						I	ADC-C Input 26		
VDAC		P2	42	34	23	I	Optional external reference voltage for on-chip DACs.		
AIO170	0, 4, 8, 12		72		20	I	Analog Pin Used For Digital Input 170 This pin also has digital mux functions which are described in the GPIO section of this table.		
B1						I	ADC-B Input 1		
C27						I	ADC-C Input 27		
CMP3_HP2						I	CMPSS-3 High Comparator Positive Input 2		
CMP3 LP2		N3	41	33	22	I	CMPSS-3 Low Comparator Positive Input 2		
AIO171	0, 4, 8, 12					I	Analog Pin Used For Digital Input 171 This pin also has digital mux functions which are described in the GPIO section of this table.		
B2						I	ADC-B Input 2		
D26						I	ADC-D Input 26		
AIO172	0, 4, 8, 12	L4	34	26	17	I	Analog Pin Used For Digital Input 172 This pin also has digital mux functions which are described in the GPIO section of this table.		
B3						I	ADC-B Input 3		
CMP1_HP3						I.	CMPSS-1 High Comparator Positive Input 3		
CMP1_LP3						I.	CMPSS-1 Low Comparator Positive Input 3		
CMP3_HN0						I	CMPSS-3 High Comparator Negative Input 0		
CMP3_LN0		L3	33	25	16	I.	CMPSS-3 Low Comparator Negative Input 0		
D27						I	ADC-D Input 27		
AIO173	0, 4, 8, 12					I	Analog Pin Used For Digital Input 173 This pin also has digital mux functions which are described in the GPIO section of this table.		
B4						I	ADC-B Input 4		
CMP7_HN1						I	CMPSS-7 High Comparator Negative Input 1		
CMP7_HP1						I	CMPSS-7 High Comparator Positive Input 1		
CMP7_LN1						I	CMPSS-7 Low Comparator Negative Input 1		
CMP7_LP1		K4	30	22		I	CMPSS-7 Low Comparator Positive Input 1		
D30						I	ADC-D Input 30		
							Analog Pin Used For Digital Input 174 This pin also		
AIO174	0, 4, 8, 12					I	has digital mux functions which are described in the GPIQ section of this table		

F29H859TU-Q1, F29H850TU
SPRSP93 – NOVEMBER 2024



### Table 5-1. Pin Attributes (continued)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
B5						I	ADC-B Input 5
CMP3_HN1						I	CMPSS-3 High Comparator Negative Input 1
CMP3_LN1						I	CMPSS-3 Low Comparator Negative Input 1
CMP7_HP2						I	CMPSS-7 High Comparator Positive Input 2
CMP7_LP2		K3	29	21		I	CMPSS-7 Low Comparator Positive Input 2
D31						I	ADC-D Input 31
AIO175	0, 4, 8, 12					I	Analog Pin Used For Digital Input 175 This pin also has digital mux functions which are described in the GPIO section of this table.
B6						I	ADC-B Input 6
CMP9_HP4						I	CMPSS-9 High Comparator Positive Input 4
CMP11_HN0						I	CMPSS-11 High Comparator Negative Input 0
CMP11_LN0		.15	24			I	CMPSS-11 Low Comparator Negative Input 0
E26		00				I	ADC-E Input 26
GPIO230	0, 4, 8, 12					I/O	General-Purpose Input Output 230 This pin also has digital mux functions which are described in the GPIO section of this table.
B7						I	ADC-B Input 7
CMP10_HP4						I	CMPSS-10 High Comparator Positive Input 4
E27		H5	23			I	ADC-E Input 27
			20				General-Purpose Input Output 231 This pin also has
GPIO231	0, 4, 8, 12					I/O	digital mux functions which are described in the GPIO section of this table.
B8						I	ADC-B Input 8
GPIO232	0, 4, 8, 12	H2	20	15	11	I/O	General-Purpose Input Output 232 This pin also has digital mux functions which are described in the GPIO section of this table.
В9						I	ADC-B Input 9
GPIO233	0, 4, 8, 12	H1	19	14	10	I/O	General-Purpose Input Output 233 This pin also has digital mux functions which are described in the GPIO section of this table.
B10						I	ADC-B Input 10
CMP5_LP4						I	CMPSS-5 Low Comparator Positive Input 4
GPIO234	0, 4, 8, 12	G2	16	13		I/O	General-Purpose Input Output 234 This pin also has digital mux functions which are described in the GPIO section of this table.
B11						I	ADC-B Input 11
CMP6_LP4						I	CMPSS-6 Low Comparator Positive Input 4
GPIO235	0, 4, 8, 12	G1	15	12		I/O	General-Purpose Input Output 235 This pin also has digital mux functions which are described in the GPIO section of this table.
B12						I	ADC-B Input 12
CMP7_LP4						I	CMPSS-7 Low Comparator Positive Input 4
AIO176	0, 4, 8, 12	J2				I	Analog Pin Used For Digital Input 176 This pin also has digital mux functions which are described in the GPIO section of this table.
B13						I	ADC-B Input 13
CMP8_LP4						I	CMPSS-8 Low Comparator Positive Input 4
AIO177	0, 4, 8, 12	J1				I	Analog Pin Used For Digital Input 177 This pin also has digital mux functions which are described in the GPIO section of this table.
B16						I	ADC-B Input 16
CMP9_HP5						I	CMPSS-9 High Comparator Positive Input 5
AIO178	0, 4, 8, 12	J4				I	Analog Pin Used For Digital Input 178 This pin also has digital mux functions which are described in the GPIO section of this table.



Table 5-1. Pin Attributes (continued)										
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
B17						I	ADC-B Input 17			
CMP10_HP5						I.	CMPSS-10 High Comparator Positive Input 5			
AIO179	0, 4, 8, 12	J3				I	Analog Pin Used For Digital Input 179 This pin also has digital mux functions which are described in the GPIO section of this table.			
C0						I	ADC-C Input 0			
E28						I.	ADC-E Input 28			
AIO180	0, 4, 8, 12	R2	45	37	26	I	Analog Pin Used For Digital Input 180 This pin also has digital mux functions which are described in the GPIO section of this table.			
C1						I	ADC-C Input 1			
E29						I	ADC-E Input 29			
AIO181	0, 4, 8, 12	T2	46	38	27	I	Analog Pin Used For Digital Input 181 This pin also has digital mux functions which are described in the GPIO section of this table.			
C2						I	ADC-C Input 2			
CMP9_HP1						I	CMPSS-9 High Comparator Positive Input 1			
CMP9_LP1						I	CMPSS-9 Low Comparator Positive Input 1			
CMP11_HN1						I	CMPSS-11 High Comparator Negative Input 1			
CMP11_LN1		N4	51	43		I	CMPSS-11 Low Comparator Negative Input 1			
E30						I	ADC-E Input 30			
AIO182	0, 4, 8, 12					I	Analog Pin Used For Digital Input 182 This pin also has digital mux functions which are described in the GPIO section of this table.			
C3						I	ADC-C Input 3			
CMP9_LP4						I	CMPSS-9 Low Comparator Positive Input 4			
E31		M5	52	44		I	ADC-E Input 31			
AIO183	0, 4, 8, 12					ı	Analog Pin Used For Digital Input 183 This pin also has digital mux functions which are described in the GPIO section of this table.			
C4						I	ADC-C Input 4			
CMP10_LP4						I	CMPSS-10 Low Comparator Positive Input 4			
AIO184	0, 4, 8, 12	P5	55	47		I	Analog Pin Used For Digital Input 184 This pin also has digital mux functions which are described in the GPIO section of this table.			
C5						I	ADC-C Input 5			
CMP11_LP4		NIC	50	10		I	CMPSS-11 Low Comparator Positive Input 4			
AIO185	0, 4, 8, 12		50	48		I	Analog Pin Used For Digital Input 185 This pin also has digital mux functions which are described in the GPIO section of this table.			
C6						I	ADC-C Input 6			
CMP12_LP4						I	CMPSS-12 Low Comparator Positive Input 4			
GPIO236	0, 4, 8, 12	IVI8	63			I/O	General-Purpose Input Output 236 This pin also has digital mux functions which are described in the GPIO section of this table.			
C7						I	ADC-C Input 7			
CMP5_HP5						I	CMPSS-5 High Comparator Positive Input 5			
GPIO237	0, 4, 8, 12	M9	64			I/O	General-Purpose Input Output 237 This pin also has digital mux functions which are described in the GPIO section of this table.			
C8						I	ADC-C Input 8			
CMP12_LP0			~~~			I	CMPSS-12 Low Comparator Positive Input 0			
GPIO238	0, 4, 8, 12	N12	69	58	40	I/O	General-Purpose Input Output 238 This pin also has digital mux functions which are described in the GPIO section of this table			

F29H859TU-Q1, F29H850TU
SPRSP93 – NOVEMBER 2024



### Table 5-1. Pin Attributes (continued)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
C9						1	ADC-C Input 9
CMP9 LP3						I	CMPSS-9 Low Comparator Positive Input 3
GPIO239	0, 4, 8, 12	P12	70	59	41	I/O	General-Purpose Input Output 239 This pin also has digital mux functions which are described in the GPIO section of this table.
C10						I	ADC-C Input 10
CMP8_HP5						I	CMPSS-8 High Comparator Positive Input 5
AIO186	0, 4, 8, 12	N8				I	Analog Pin Used For Digital Input 186 This pin also has digital mux functions which are described in the GPIO section of this table.
C11						I	ADC-C Input 11
CMP11_HP5						I	CMPSS-11 High Comparator Positive Input 5
AIO187	0, 4, 8, 12	P8				ı	Analog Pin Used For Digital Input 187 This pin also has digital mux functions which are described in the GPIO section of this table.
C12						I	ADC-C Input 12
CMP12_HP5						I	CMPSS-12 High Comparator Positive Input 5
AIO188	0, 4, 8, 12	R8				I	Analog Pin Used For Digital Input 188 This pin also has digital mux functions which are described in the GPIO section of this table.
C13						I	ADC-C Input 13
CMP5_LP5						I	CMPSS-5 Low Comparator Positive Input 5
AIO189	0, 4, 8, 12	Т8				I	Analog Pin Used For Digital Input 189 This pin also has digital mux functions which are described in the GPIO section of this table.
C16						I	ADC-C Input 16
CMP6_LP5						I	CMPSS-6 Low Comparator Positive Input 5
AIO190	0, 4, 8, 12	N7				I	Analog Pin Used For Digital Input 190 This pin also has digital mux functions which are described in the GPIO section of this table.
C17						I	ADC-C Input 17
CMP7_LP5						I	CMPSS-7 Low Comparator Positive Input 5
AIO191	0, 4, 8, 12	P7				I	Analog Pin Used For Digital Input 191 This pin also has digital mux functions which are described in the GPIO section of this table.
B24						I	ADC-B Input 24
D0						I	ADC-D Input 0
AIO192	0, 4, 8, 12	R3	47	39	28	I	Analog Pin Used For Digital Input 192 This pin also has digital mux functions which are described in the GPIO section of this table.
B25						I	ADC-B Input 25
D1						I	ADC-D Input 1
AIO193	0, 4, 8, 12	13	48	40	29	I	Analog Pin Used For Digital Input 193 This pin also has digital mux functions which are described in the GPIO section of this table.
B26						I	ADC-B Input 26
CMP4_HP3						I	CMPSS-4 High Comparator Positive Input 3
CMP4_LP3						I	CMPSS-4 Low Comparator Positive Input 3
CMP7_HN0						I	CMPSS-7 High Comparator Negative Input 0
CMP7_LN0		R5	57	49	34	I	CMPSS-7 Low Comparator Negative Input 0
 D2						I	ADC-D Input 2
AIO194	0, 4, 8, 12					I	Analog Pin Used For Digital Input 194 This pin also has digital mux functions which are described in the GPIO section of this table.



Table	5-1.	Pin	Attributes	(continued)
10010	• • •		/	(oonanaoa)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
B27						I	ADC-B Input 27
D3						I	ADC-D Input 3
AIO195	0, 4, 8, 12	R6	58	50	35	I	Analog Pin Used For Digital Input 195 This pin also has digital mux functions which are described in the GPIO section of this table.
B28						I	ADC-B Input 28
CMP5_LP3						I.	CMPSS-5 Low Comparator Positive Input 3
CMP8_HN0						I	CMPSS-8 High Comparator Negative Input 0
CMP8_LN0		N10	65			I	CMPSS-8 Low Comparator Negative Input 0
D4						I.	ADC-D Input 4
GPIO240	0, 4, 8, 12					I/O	General-Purpose Input Output 240 This pin also has digital mux functions which are described in the GPIO section of this table.
B29						I	ADC-B Input 29
CMP4_HN1						I.	CMPSS-4 High Comparator Negative Input 1
CMP4_HP1						I	CMPSS-4 High Comparator Positive Input 1
CMP4_LN1						I.	CMPSS-4 Low Comparator Negative Input 1
CMP4_LP1		N11	66	55		I	CMPSS-4 Low Comparator Positive Input 1
D5						I	ADC-D Input 5
GPIO241	0, 4, 8, 12					I/O	General-Purpose Input Output 241 This pin also has digital mux functions which are described in the GPIO section of this table.
B30						I	ADC-B Input 30
CMP1_HP4						I	CMPSS-1 High Comparator Positive Input 4
CMP1_LP4						I.	CMPSS-1 Low Comparator Positive Input 4
D6		T12	71	60		I.	ADC-D Input 6
GPIO242	0, 4, 8, 12					I/O	General-Purpose Input Output 242 This pin also has digital mux functions which are described in the GPIO section of this table.
B31						I	ADC-B Input 31
CMP2_HP4						I.	CMPSS-2 High Comparator Positive Input 4
CMP2_LP4						I.	CMPSS-2 Low Comparator Positive Input 4
D7		R12	72	61		I.	ADC-D Input 7
GPIO243	0, 4, 8, 12					I/O	General-Purpose Input Output 243 This pin also has digital mux functions which are described in the GPIO section of this table.
C28						I	ADC-C Input 28
CMP6_HP0						I.	CMPSS-6 High Comparator Positive Input 0
CMP6_LP0						I.	CMPSS-6 Low Comparator Positive Input 0
D8		R13	75			I.	ADC-D Input 8
GPIO244	0, 4, 8, 12					I/O	General-Purpose Input Output 244 This pin also has digital mux functions which are described in the GPIO section of this table.
C29						I	ADC-C Input 29
CMP3_LP3						I	CMPSS-3 Low Comparator Positive Input 3
CMP6_HN0						I	CMPSS-6 High Comparator Negative Input 0
CMP6_LN0		T13	76			I	CMPSS-6 Low Comparator Negative Input 0
D9						I	ADC-D Input 9
GPIO245	0, 4, 8, 12					I/O	General-Purpose Input Output 245 This pin also has digital mux functions which are described in the GPIO section of this table.

F29H859TU-Q1, F29H850TU
SPRSP93 – NOVEMBER 2024



### Table 5-1. Pin Attributes (continued)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
CMP8_LP5						I	CMPSS-8 Low Comparator Positive Input 5
D10						I	ADC-D Input 10
AIO196	0, 4, 8, 12	N6				I	Analog Pin Used For Digital Input 196 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP9_LP5						I	CMPSS-9 Low Comparator Positive Input 5
D11						I	ADC-D Input 11
AIO197	0, 4, 8, 12	P6				I	Analog Pin Used For Digital Input 197 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP5_HP0						I	CMPSS-5 High Comparator Positive Input 0
CMP5_LP0						I	CMPSS-5 Low Comparator Positive Input 0
CMP10_HN1						I	CMPSS-10 High Comparator Negative Input 1
CMP10_LN1		M7				I	CMPSS-10 Low Comparator Negative Input 1
 D12		1017				I	ADC-D Input 12
AIO198	0, 4, 8, 12					I	Analog Pin Used For Digital Input 198 This pin also has digital mux functions which are described in the
							GPIO section of this table.
CMP2_HP3						I	CMPSS-2 High Comparator Positive Input 3
CMP2_LP3						I.	CMPSS-2 Low Comparator Positive Input 3
CMP5_HN0						I.	CMPSS-5 High Comparator Negative Input 0
CMP5_LN0		M6				I	CMPSS-5 Low Comparator Negative Input 0
D13						I	ADC-D Input 13
AIO199	0, 4, 8, 12					I	Analog Pin Used For Digital Input 199 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP10 LP5						1	CMPSS-10 Low Comparator Positive Input 5
 D16						1	ADC-D Input 16
AIO200	0, 4, 8, 12	R7				I	Analog Pin Used For Digital Input 200 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP11 LP5						1	CMPSS-11 Low Comparator Positive Input 5
 D17						1	ADC-D Input 17
AIO201	0, 4, 8, 12	Т7				I	Analog Pin Used For Digital Input 201 This pin also has digital mux functions which are described in the GPIO section of this table.
A24						I	ADC-A Input 24
DACB_OUT						0	Buffered DAC-B Output.
E0		P3	49	41	30	I	ADC-E Input 0
AIO202	0, 4, 8, 12					I	Analog Pin Used For Digital Input 202 This pin also has digital mux functions which are described in the GPIO section of this table.
A25						I	ADC-A Input 25
E1						I	ADC-E Input 1
AIO203	0, 4, 8, 12	P4	50	42	31	I	Analog Pin Used For Digital Input 203 This pin also has digital mux functions which are described in the GPIO section of this table.
A26						I	ADC-A Input 26
CMP3_HP4						I	CMPSS-3 High Comparator Positive Input 4
CMP3_LP4						I	CMPSS-3 Low Comparator Positive Input 4
E2		T5	59	51		I	ADC-E Input 2
AIO204	0, 4, 8, 12					I	Analog Pin Used For Digital Input 204 This pin also has digital mux functions which are described in the GPIO section of this table.



SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
A27						I	ADC-A Input 27
CMP4_HP4						I	CMPSS-4 High Comparator Positive Input 4
CMP4_LP4						I	CMPSS-4 Low Comparator Positive Input 4
E3		T6	60	52		I	ADC-E Input 3
AIO205	0, 4, 8, 12					I	Analog Pin Used For Digital Input 205 This pin also has digital mux functions which are described in the GPIO section of this table.
A28						I	ADC-A Input 28
CMP8_HN1						I	CMPSS-8 High Comparator Negative Input 1
CMP8_HP1						I	CMPSS-8 High Comparator Positive Input 1
CMP8_LN1						I	CMPSS-8 Low Comparator Negative Input 1
CMP8_LP1		P11	67	56	38	I	CMPSS-8 Low Comparator Positive Input 1
E4						I	ADC-E Input 4
GPIO246	0, 4, 8, 12					I/O	General-Purpose Input Output 246 This pin also has digital mux functions which are described in the GPIO section of this table.
A29						I	ADC-A Input 29
CMP8_HP2						I	CMPSS-8 High Comparator Positive Input 2
CMP8_LP2						I	CMPSS-8 Low Comparator Positive Input 2
E5		R11	68	57	39	I	ADC-E Input 5
GPIO247	0, 4, 8, 12					I/O	General-Purpose Input Output 247 This pin also has digital mux functions which are described in the GPIO section of this table.
A30						I	ADC-A Input 30
CMP5_HN1						I	CMPSS-5 High Comparator Negative Input 1
CMP5_HP1						I	CMPSS-5 High Comparator Positive Input 1
CMP5_LN1						I	CMPSS-5 Low Comparator Negative Input 1
CMP5_LP1		P13	73	62		I	CMPSS-5 Low Comparator Positive Input 1
E6						I	ADC-E Input 6
GPIO248	0, 4, 8, 12					I/O	General-Purpose Input Output 248 This pin also has digital mux functions which are described in the GPIO section of this table.
A31						I	ADC-A Input 31
CMP5_HP2						I	CMPSS-5 High Comparator Positive Input 2
CMP5_LP2						I	CMPSS-5 Low Comparator Positive Input 2
E7		N13	74	63		I	ADC-E Input 7
GPIO249	0, 4, 8, 12					I/O	General-Purpose Input Output 249 This pin also has digital mux functions which are described in the GPIO section of this table.
C30						I	ADC-C Input 30
CMP2_HP1						I	CMPSS-2 High Comparator Positive Input 1
CMP2_LP1						I	CMPSS-2 Low Comparator Positive Input 1
CMP10_HN0						I	CMPSS-10 High Comparator Negative Input 0
CMP10_LN0		T10				I	CMPSS-10 Low Comparator Negative Input 0
E8						I	ADC-E Input 8
AIO206	0, 4, 8, 12					I	Analog Pin Used For Digital Input 206 This pin also has digital mux functions which are described in the GPIO section of this table.

F29H859TU-Q1,	F29H850TU
SPRSP93 - NOVEME	3FR 2024



### Table 5-1. Pin Attributes (continued)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
C31						I	ADC-C Input 31
CMP2_HP2						I.	CMPSS-2 High Comparator Positive Input 2
CMP2_LP2						I.	CMPSS-2 Low Comparator Positive Input 2
CMP9_HN1						I.	CMPSS-9 High Comparator Negative Input 1
CMP9_LN1		Т9				I	CMPSS-9 Low Comparator Negative Input 1
E9						I	ADC-E Input 9
AIO207	0, 4, 8, 12					I	Analog Pin Used For Digital Input 207 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP10_HP1						I	CMPSS-10 High Comparator Positive Input 1
CMP10_LP1						I	CMPSS-10 Low Comparator Positive Input 1
E10		R10				I	ADC-E Input 10
AIO208	0, 4, 8, 12					I	Analog Pin Used For Digital Input 208 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP11_HP1						I	CMPSS-11 High Comparator Positive Input 1
CMP11_LP1						I	CMPSS-11 Low Comparator Positive Input 1
E11		R9				I	ADC-E Input 11
AIO209	0, 4, 8, 12					I	Analog Pin Used For Digital Input 209 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP10_HP2						I	CMPSS-10 High Comparator Positive Input 2
CMP10_LP2						I	CMPSS-10 Low Comparator Positive Input 2
E12		P9				I	ADC-E Input 12
AIO210	0, 4, 8, 12					I	Analog Pin Used For Digital Input 210 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP11_HP2						I	CMPSS-11 High Comparator Positive Input 2
CMP11_LP2						I	CMPSS-11 Low Comparator Positive Input 2
E13		N9				I	ADC-E Input 13
AIO211	0, 4, 8, 12					I	Analog Pin Used For Digital Input 211 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP6_HP2						I	CMPSS-6 High Comparator Positive Input 2
CMP6_LP2						I.	CMPSS-6 Low Comparator Positive Input 2
E16		P10				I.	ADC-E Input 16
AIO212	0, 4, 8, 12					I	Analog Pin Used For Digital Input 212 This pin also has digital mux functions which are described in the GPIO section of this table.
CMP6_HN1						I	CMPSS-6 High Comparator Negative Input 1
CMP6_HP1						I	CMPSS-6 High Comparator Positive Input 1
CMP6_LN1						I	CMPSS-6 Low Comparator Negative Input 1
CMP6_LP1		T11				I	CMPSS-6 Low Comparator Positive Input 1
E17						I	ADC-E Input 17
AIO213	0, 4, 8, 12					I	Analog Pin Used For Digital Input 213 This pin also has digital mux functions which are described in the GPIO section of this table.
VREFHIAB		N2	38	30	19	I	ADC-AB high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFH and VREFLO pins. NOTE: Do not load this pin externally



Table 5-1. Pin Attributes (continued)										
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
VREFHICDE		R4	54	46	33	I	ADC-CDE high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHI and VREFLO pins. NOTE: Do not load this pin externally			
VREFLOAB		N1	37	29	18	I	ADC-AB Low Reference			
VREFLOCDE		T4	53	45	32	I	ADC-CDE Low Reference			
	·			GPIO						
AIO160	0, 4, 8, 12	R1	44	36	25	I	Analog Pin Used For Digital Input 160 This pin also has analog functions which are described in the ANALOG section of this table.			
SD3_C2	11					I	SDFM-3 Channel 2 Clock Input			
AIO161	0, 4, 8, 12	P1	43	35	24	I	Analog Pin Used For Digital Input 161 This pin also has analog functions which are described in the ANALOG section of this table.			
SD3_D2	11					I	SDFM-3 Channel 2 Data Input			
AIO162	0, 4, 8, 12	M1	36	28		I	Analog Pin Used For Digital Input 162 This pin also has analog functions which are described in the ANALOG section of this table.			
SD2_C2	11					I	SDFM-2 Channel 2 Clock Input			
AIO163	0, 4, 8, 12	M2	35	27		I	Analog Pin Used For Digital Input 163 This pin also has analog functions which are described in the ANALOG section of this table.			
SD2_D2	11					I	SDFM-2 Channel 2 Data Input			
AIO164	0, 4, 8, 12	L2	32	24		I	Analog Pin Used For Digital Input 164 This pin also has analog functions which are described in the ANALOG section of this table.			
SD2_C3	11					I	SDFM-2 Channel 3 Clock Input			
AIO165	0, 4, 8, 12	L1	31	23		I	Analog Pin Used For Digital Input 165 This pin also has analog functions which are described in the ANALOG section of this table.			
SD2_D3	11					I	SDFM-2 Channel 3 Data Input			
GPIO224	0, 4, 8, 12					I/O	General-Purpose Input Output 224 This pin also has analog functions which are described in the ANALOG section of this table.			
EPWM12_A	1					0	ePWM-12 Output A			
EPWM12_B	2					0	ePWM-12 Output B			
SPIB_POCI	5	L5	26	18	13	I/O	SPI-B Peripheral Out, Controller In (POCI)			
MCAND_RX	6					I	MCAN-D Receive			
OUTPUTXBAR5	9					0	Output X-BAR Output 5			
SD4_D2	11					I	SDFM-4 Channel 2 Data Input			
ADCA_EXTMUXSEL0	14					0	External ADC selection Mux output			
ESC_GPO8	15					0	EtherCAT General-Purpose Output 8			
GPIO225	0, 4, 8, 12					I/O	General-Purpose Input Output 225 This pin also has analog functions which are described in the ANALOG section of this table.			
EPWM11_B	1					0	ePWM-11 Output B			
SPIB_PICO	5					I/O	SPI-B Peripheral In, Controller Out (PICO)			
I2CB_SDA	6	K5	25	17	12	I/OD	I2C-B Open-Drain Bidirectional Data			
UARTF_TX	7					I/O	UART-F Serial Data Transmit			
OUTPUTXBAR4	9					0	Output X-BAR Output 4			
SD4_C1	11					I	SDFM-4 Channel 1 Clock Input			
ADCA_EXTMUXSEL1	14					0	External ADC selection Mux output			
ESC GPO9	15					0	EtherCAT General-Purpose Output 9			



Table 5-1. Pin Attributes (continued)

144

100

PIN

256

MUX POSITION

176

SIGNAL NAME

Texas

INSTRUMENTS

www.ti.com



Table 5-1. Pin Attributes (continued)									
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION		
AIO170	0, 4, 8, 12	P2	42	34	23	I	Analog Pin Used For Digital Input 170 This pin also has analog functions which are described in the ANALOG section of this table.		
SD3_C4	11					I	SDFM-3 Channel 4 Clock Input		
AI0171	0, 4, 8, 12	N3	41	33	22	I	Analog Pin Used For Digital Input 171 This pin also has analog functions which are described in the ANALOG section of this table.		
SD3_D4	11					I	SDFM-3 Channel 4 Data Input		
AI0172	0, 4, 8, 12	L4	34	26	17	I	Analog Pin Used For Digital Input 172 This pin also has analog functions which are described in the ANALOG section of this table.		
SD1_C1	11					I	SDFM-1 Channel 1 Clock Input		
AI0173	0, 4, 8, 12	L3	33	25	16	I	Analog Pin Used For Digital Input 173 This pin also has analog functions which are described in the ANALOG section of this table.		
SD1_D1	11					I	SDFM-1 Channel 1 Data Input		
AIO174	0, 4, 8, 12	К4	30	22		I	Analog Pin Used For Digital Input 174 This pin also has analog functions which are described in the ANALOG section of this table.		
SD2_C4	11					I	SDFM-2 Channel 4 Clock Input		
AI0175	0, 4, 8, 12	КЗ	29	21		I	Analog Pin Used For Digital Input 175 This pin also has analog functions which are described in the ANALOG section of this table.		
SD2_D4	11					I	SDFM-2 Channel 4 Data Input		
GPIO230	0, 4, 8, 12					I/O	General-Purpose Input Output 230 This pin also has analog functions which are described in the ANALOG section of this table.		
EPWM11_A	1					0	ePWM-11 Output A		
SYNCOUT	3	.15	24			0	External ePWM Synchronization Pulse		
I2CB_SCL	6					I/OD	I2C-B Open-Drain Bidirectional Clock		
OUTPUTXBAR3	9					0	Output X-BAR Output 3		
SD4_D1	11					I.	SDFM-4 Channel 1 Data Input		
ADCB_EXTMUXSEL0	14					0	External ADC selection Mux output		
GPIO231	0, 4, 8, 12					I/O	General-Purpose Input Output 231 This pin also has analog functions which are described in the ANALOG section of this table.		
EPWM10_B	1					0	ePWM-10 Output B		
SPIA_PICO	5	H5	23			I/O	SPI-A Peripheral In, Controller Out (PICO)		
MCAND_RX	6					I	MCAN-D Receive		
OUTPUTXBAR2	9					0	Output X-BAR Output 2		
SD1_C3	11					I	SDFM-1 Channel 3 Clock Input		
ADCB_EXTMUXSEL1	14					0	External ADC selection Mux output		
GPIO232	0, 4, 8, 12					I/O	General-Purpose Input Output 232 This pin also has analog functions which are described in the ANALOG section of this table.		
EPWM14_A	1					0	ePWM-14 Output A		
EPWM8_B	2					0	ePWM-8 Output B		
SPIA_POCI	5			45		I/O	SPI-A Peripheral Out, Controller In (POCI)		
OUTPUTXBAR3	9	H2	20	15	11	0	Output X-BAR Output 3		
SENT6	10					I/O	SENT Input Pin 6		
	11						SDFM-3 Channel 1 Data Input		
LESU_PHYU_LINKSTATUS	13						EtherGAT PHY-U Link Status		
ESC GP011	14					0	EtherCAT General-Purpose Output 11		

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	10 PZ
GPIO233	0, 4, 8, 12				
EPWM18_B	1				
EPWM13_B	2				
LINB_RX	6				
OUTPUTXBAR2	9	H1	19	14	1
SENT5	10				
SD2_C1	11				
ESC_PHY1_LINKSTATUS	13				
ADCB_EXTMUXSEL3	14				
ESC_GPO12	15				

#### Table 5-1. Pin Attributes (continued)

SIGNAL NAME	MUX POSITION	ZEX	PTS	RFS	PZS	TYPE	DESCRIPTION
GPIO233	0, 4, 8, 12					I/O	General-Purpose Input Output 233 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM18_B	1					0	ePWM-18 Output B
EPWM13_B	2					0	ePWM-13 Output B
LINB_RX	6					I	LIN-B Receive
OUTPUTXBAR2	9	H1	19	14	10	0	Output X-BAR Output 2
SENT5	10					I/O	SENT Input Pin 5
SD2_C1	11					I	SDFM-2 Channel 1 Clock Input
ESC_PHY1_LINKSTATUS	13					I	EtherCAT PHY-1 Link Status
ADCB_EXTMUXSEL3	14					0	External ADC selection Mux output
ESC_GPO12	15					0	EtherCAT General-Purpose Output 12
GPIO234	0, 4, 8, 12					I/O	General-Purpose Input Output 234 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM17_A	1					0	ePWM-17 Output A
EPWM12_A	2					0	ePWM-12 Output A
SPIB_PTE	5	G2	16	13		I/O	SPI-B Peripheral Transmit Enable (PTE)
MCANA_TX	6					0	MCAN-A Transmit
SENT2	10					I/O	SENT Input Pin 2
SD1_D4	11					I.	SDFM-1 Channel 4 Data Input
ESC_GPO13	15					0	EtherCAT General-Purpose Output 13
GPIO235	0, 4, 8, 12					I/O	General-Purpose Input Output 235 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM9_B	1					0	ePWM-9 Output B
SPIB_CLK	5	G1	15	12		I/O	SPI-B Clock
MCANA_RX	6	GI	15	12		I.	MCAN-A Receive
SENT1	10					I/O	SENT Input Pin 1
SD1_C1	11					I.	SDFM-1 Channel 1 Clock Input
ESC_GPO14	15					0	EtherCAT General-Purpose Output 14
AIO176	0, 4, 8, 12	J2				I	Analog Pin Used For Digital Input 176 This pin also has analog functions which are described in the ANALOG section of this table.
SD4_C2	11					I.	SDFM-4 Channel 2 Clock Input
AI0177	0, 4, 8, 12	J1				I	Analog Pin Used For Digital Input 177 This pin also has analog functions which are described in the ANALOG section of this table.
SD4_D2	11					I	SDFM-4 Channel 2 Data Input
AIO178	0, 4, 8, 12	J4				I	Analog Pin Used For Digital Input 178 This pin also has analog functions which are described in the ANALOG section of this table.
SD4_C3	11					I.	SDFM-4 Channel 3 Clock Input
AIO179	0, 4, 8, 12	J3				I	Analog Pin Used For Digital Input 179 This pin also has analog functions which are described in the ANALOG section of this table.
SD4_D3	11					I	SDFM-4 Channel 3 Data Input
AIO180	0, 4, 8, 12	R2	45	37	26	I	Analog Pin Used For Digital Input 180 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_C2	11					I	SDFM-1 Channel 2 Clock Input
AIO181	0, 4, 8, 12	T2	46	38	27	I	Analog Pin Used For Digital Input 181 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_D2	11					I	SDFM-1 Channel 2 Data Input





Table	5-1.	Pin	Attributes	(continued)
10010	• • •		/	(continuou)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
AIO182	0, 4, 8, 12	N4	51	43		I	Analog Pin Used For Digital Input 182 This pin also has analog functions which are described in the ANALOG section of this table.
SD3_C1	11					I	SDFM-3 Channel 1 Clock Input
AIO183	0, 4, 8, 12	M5	52	44		I	Analog Pin Used For Digital Input 183 This pin also has analog functions which are described in the ANALOG section of this table.
SD3_D1	11					I	SDFM-3 Channel 1 Data Input
AIO184	0, 4, 8, 12	P5	55	47		I	Analog Pin Used For Digital Input 184 This pin also has analog functions which are described in the ANALOG section of this table.
SD3_C2	11					I	SDFM-3 Channel 2 Clock Input
AIO185	0, 4, 8, 12	N5	56	48		I	Analog Pin Used For Digital Input 185 This pin also has analog functions which are described in the ANALOG section of this table.
SD3_D2	11					I	SDFM-3 Channel 2 Data Input
GPI0236	0, 4, 8, 12					I/O	General-Purpose Input Output 236 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM12_B	1					0	ePWM-12 Output B
EPWM8_A	2					0	ePWM-8 Output A
LINA_RX	6	M8	63			I	LIN-A Receive
OUTPUTXBAR6	9					0	Output X-BAR Output 6
SD4_C2	11					I	SDFM-4 Channel 2 Clock Input
ESC_I2C_SDA	13					I/OC	EtherCAT I2C Data
ADCC_EXTMUXSEL0	14					0	External ADC selection Mux output
GPI0237	0, 4, 8, 12					I/O	General-Purpose Input Output 237 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM14_A	1					0	ePWM-14 Output A
EPWM8_B	2					0	ePWM-8 Output B
EPWM17_B	3					0	ePWM-17 Output B
LINA_TX	6	M9	64			0	LIN-A Transmit
I2CA_SDA	7					I/OD	I2C-A Open-Drain Bidirectional Data
OUTPUTXBAR7	9					0	Output X-BAR Output 7
SD4_D3	11					I	SDFM-4 Channel 3 Data Input
ESC_I2C_SCL	13					I/OC	EtherCAT I2C Clock
ADCC_EXTMUXSEL1	14					0	External ADC selection Mux output
GPIO238	0, 4, 8, 12					I/O	General-Purpose Input Output 238 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM15_B	1					0	ePWM-15 Output B
OUTPUTXBAR6	9					0	Output X-BAR Output 6
SD1_D3	10	N12	69	58	40	I	SDFM-1 Channel 3 Data Input
SD2_C3	11					I	SDFM-2 Channel 3 Clock Input
ESC_SYNC0	13					0	EtherCAT SyncSignal Output 0
ADCC_EXTMUXSEL2	14					0	External ADC selection Mux output
ESC_GPO15	15					0	EtherCAT General-Purpose Output 15

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO239	0, 4, 8, 12					I/O	General-Purpose Input Output 239 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM16_B	1					0	ePWM-16 Output B
LINB_TX	6					0	LIN-B Transmit
I2CA_SCL	7	P12	70	59	41	I/OD	I2C-A Open-Drain Bidirectional Clock
OUTPUTXBAR8	9					0	Output X-BAR Output 8
SD2_C4	11					I.	SDFM-2 Channel 4 Clock Input
ESC_SYNC1	13					0	EtherCAT SyncSignal Output 1
ADCC_EXTMUXSEL3	14					0	External ADC selection Mux output
ESC_GPO16	15					0	EtherCAT General-Purpose Output 16
AIO186	0, 4, 8, 12	N8				I	Analog Pin Used For Digital Input 186 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_C1	11					I.	SDFM-1 Channel 1 Clock Input
AIO187	0, 4, 8, 12	P8				I	Analog Pin Used For Digital Input 187 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_D1	11					I	SDFM-1 Channel 1 Data Input
AIO188	0, 4, 8, 12	R8				I	Analog Pin Used For Digital Input 188 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_C2	11					I.	SDFM-1 Channel 2 Clock Input
AIO189	0, 4, 8, 12	Т8				I	Analog Pin Used For Digital Input 189 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_D2	11					I.	SDFM-1 Channel 2 Data Input
AIO190	0, 4, 8, 12	N7				I	Analog Pin Used For Digital Input 190 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_C3	11					I	SDFM-1 Channel 3 Clock Input
AIO191	0, 4, 8, 12	P7				I	Analog Pin Used For Digital Input 191 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_D3	11					I.	SDFM-1 Channel 3 Data Input
AIO192	0, 4, 8, 12	R3	47	39	28	I	Analog Pin Used For Digital Input 192 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_C3	11					I.	SDFM-1 Channel 3 Clock Input
AIO193	0, 4, 8, 12	Т3	48	40	29	I	Analog Pin Used For Digital Input 193 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_D3	11					I.	SDFM-1 Channel 3 Data Input
AIO194	0, 4, 8, 12	R5	57	49	34	I	Analog Pin Used For Digital Input 194 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_C4	11					I	SDFM-1 Channel 4 Clock Input
AIO195	0, 4, 8, 12	R6	58	50	35	I	Analog Pin Used For Digital Input 195 This pin also has analog functions which are described in the ANALOG section of this table.
SD1_D4	11					I	SDFM-1 Channel 4 Data Input

Table 5-1. Pin Attributes (continued)

**ADVANCE INFORMATION** 

Texas Instruments

www.ti.com



Table 5-	1. Pin	Attributes	(continued)
		Attinutes	(continued)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GP10240	0, 4, 8, 12					I/O	General-Purpose Input Output 240 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM14_B	1					0	ePWM-14 Output B
SPID_PICO	5	N10	65			I/O	SPI-D Peripheral In, Controller Out (PICO)
SD4_C3	11					I	SDFM-4 Channel 3 Clock Input
ESC LED RUN	13					0	
ADCD EXTMUXSEL0	14					0	External ADC selection Mux output
GPIO241	0, 4, 8, 12					I/O	General-Purpose Input Output 241 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM8_A	1					0	ePWM-8 Output A
SPID_CLK	5	N11	66	55		I/O	SPI-D Clock
SD4_D4	11		00	55		I	SDFM-4 Channel 4 Data Input
ESC_LED_ERR	13					0	
ADCD EXTMUXSEL1	14					ο	External ADC selection Mux output
ESC GP017	15					ο	EtherCAT General-Purpose Output 17
							General-Purpose Input Output 242 This pin also has
GPIO242	0, 4, 8, 12					I/O	analog functions which are described in the ANALOG section of this table.
SD1_D4	6					I	SDFM-1 Channel 4 Data Input
I2CA_SDA	7					I/OD	I2C-A Open-Drain Bidirectional Data
OUTPUTXBAR9	9	T12	71	60		0	Output X-BAR Output 9
SENT1	10					I/O	SENT Input Pin 1
SD2_D2	11					I	SDFM-2 Channel 2 Data Input
ESC_LED_STATE_RUN	13					0	
ADCD_EXTMUXSEL2	14					0	External ADC selection Mux output
ESC_GPO18	15					0	EtherCAT General-Purpose Output 18
GPIO243	0, 4, 8, 12					I/O	General-Purpose Input Output 243 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM8 B	1					0	ePWM-8 Output B
SENT2	10	<b>D</b> 40	70	64		I/O	SENT Input Pin 2
SD2 D4	11	R12	72	61		I	SDFM-2 Channel 4 Data Input
ESC LED LINKO ACTIVE	13					ο	EtherCAT Link-0 Active
ADCD EXTMUXSEL3	14					ο	External ADC selection Mux output
ESC GPO19	15					ο	EtherCAT General-Purpose Output 19
GPIO244	0, 4, 8, 12					I/O	General-Purpose Input Output 244 This pin also has analog functions which are described in the ANALOG section of this table.
SPIC_PTE	5	D12	75			I/O	SPI-C Peripheral Transmit Enable (PTE)
SENT5	10	RIS	75			I/O	SENT Input Pin 5
SD4 C4	11					I	SDFM-4 Channel 4 Clock Input
ESC LED LINK1 ACTIVE	13					ο	EtherCAT Link-1 Active
							General-Purpose Input Output 245 This pin also has
GPIO245	0, 4, 8, 12					I/O	analog functions which are described in the ANALOG section of this table.
SPIC_POCI	5	T13	76			I/O	SPI-C Peripheral Out, Controller In (POCI)
SENT6	10					I/O	SENT Input Pin 6
SD3_C1	11					I	SDFM-3 Channel 1 Clock Input
ESC_PHY_RESETn	13					0	EtherCAT PHY Active Low Reset
AIO196	0, 4, 8, 12	N6				I	Analog Pin Used For Digital Input 196 This pin also has analog functions which are described in the ANALOG section of this table.
SD4_C4	11					I	SDFM-4 Channel 4 Clock Input

Copyright © 2024 Texas Instruments Incorporated

F29H859TU-Q1, F29H850TU
SPRSP93 – NOVEMBER 2024



Table 5-1. Pin Attributes (continued)								
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION	
AIO197	0, 4, 8, 12	P6				I	Analog Pin Used For Digital Input 197 This pin also has analog functions which are described in the ANALOG section of this table.	
SD4_D4	11					I	SDFM-4 Channel 4 Data Input	
AIO198	0, 4, 8, 12	M7				I	Analog Pin Used For Digital Input 198 This pin also has analog functions which are described in the ANALOG section of this table.	
SD1_C4	11					I	SDFM-1 Channel 4 Clock Input	
AIO199	0, 4, 8, 12	M6				I	Analog Pin Used For Digital Input 199 This pin also has analog functions which are described in the ANALOG section of this table.	
SD1_D4	11					I.	SDFM-1 Channel 4 Data Input	
AIO200	0, 4, 8, 12	R7				I	Analog Pin Used For Digital Input 200 This pin also has analog functions which are described in the ANALOG section of this table.	
SD2_C1	11					I	SDFM-2 Channel 1 Clock Input	
AIO201	0, 4, 8, 12	Т7				I	Analog Pin Used For Digital Input 201 This pin also has analog functions which are described in the ANALOG section of this table.	
SD2_D1	11					I	SDFM-2 Channel 1 Data Input	
AIO202	0, 4, 8, 12	P3	49	41	30	I	Analog Pin Used For Digital Input 202 This pin also has analog functions which are described in the ANALOG section of this table.	
SD2_C1	11					I	SDFM-2 Channel 1 Clock Input	
AIO203	0, 4, 8, 12	P4	50	42	31	I	Analog Pin Used For Digital Input 203 This pin also has analog functions which are described in the ANALOG section of this table.	
SD2_D1	11					I.	SDFM-2 Channel 1 Data Input	
AIO204	0, 4, 8, 12	Т5	59	51		I	Analog Pin Used For Digital Input 204 This pin also has analog functions which are described in the ANALOG section of this table.	
SD3_C3	11					I.	SDFM-3 Channel 3 Clock Input	
AIO205	0, 4, 8, 12	Т6	60	52		I	Analog Pin Used For Digital Input 205 This pin also has analog functions which are described in the ANALOG section of this table.	
SD3_D3	11					I	SDFM-3 Channel 3 Data Input	
GPIO246	0, 4, 8, 12					I/O	General-Purpose Input Output 246 This pin also has analog functions which are described in the ANALOG section of this table.	
EPWM16_A	1					0	ePWM-16 Output A	
SPID_PTE	5					I/O	SPI-D Peripheral Transmit Enable (PTE)	
MCANC_RX	6	P11	67	56	38	I	MCAN-C Receive	
OUTPUTXBAR7	9					0	Output X-BAR Output 7	
SD1_D1	11					I	SDFM-1 Channel 1 Data Input	
ADCE_EXTMUXSEL0	14					0	External ADC selection Mux output	
ESC GPO20	15					0	EtherCAT General-Purpose Output 20	


Table :	5-1. I	Pin A	Attributes	(continued)	
I GDIC V	v-1.1	<i>r</i>		Continueu	

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO247	0, 4, 8, 12					I/O	General-Purpose Input Output 247 This pin also has analog functions which are described in the ANALOG section of this table.
EPWM15_A	1					0	ePWM-15 Output A
ERRORSTS	2					о	Error Status Output. This signal requires an external pulldown.
SPID_POCI	5	DIA	<u></u>		20	I/O	SPI-D Peripheral Out, Controller In (POCI)
MCANC_RX	6	RII	68	57	39	I.	MCAN-C Receive
LINA_TX	7					0	LIN-A Transmit
OUTPUTXBAR5	9					0	Output X-BAR Output 5
SD2_D3	11					I	SDFM-2 Channel 3 Data Input
ADCE_EXTMUXSEL1	14					0	External ADC selection Mux output
ESC_GPO21	15					0	EtherCAT General-Purpose Output 21
GPIO248	0, 4, 8, 12					I/O	General-Purpose Input Output 248 This pin also has analog functions which are described in the ANALOG section of this table.
EMIF1_SDCKE	2					0	External memory interface 1 SDRAM clock enable
SPIC PICO	5					I/O	SPI-C Peripheral In, Controller Out (PICO)
SENT3	10	P13	73	62		I/O	SENT Input Pin 3
SD1 C2	11					1	SDFM-1 Channel 2 Clock Input
ESC LED RUN	13					0	
ADCE_EXTMUXSEL2	14					0	External ADC selection Mux output
FSC GPO22	15					0	EtherCAT General-Purpose Output 22
GPIO249	0, 4, 8, 12					I/O	General-Purpose Input Output 249 This pin also has analog functions which are described in the ANALOG section of this table
SPIC CLK	5					1/0	SPI-C Clock
SENT4	10					1/0	SENT Input Pin 4
SD1 D2	11	N13	74	63		1	SDFM-1 Channel 2 Data Input
ESC PHY0 LINKSTATUS	13					1	EtherCAT PHY-0 Link Status
	14					0	External ADC selection Mux output
ESC GP023	15					0	EtherCAT General-Purpose Output 23
	10					0	Analog Pin Lised For Digital Input 206 This pin also
AIO206	0, 4, 8, 12	T10				I	has analog functions which are described in the ANALOG section of this table.
SD3_C4	11					I.	SDFM-3 Channel 4 Clock Input
AIO207	0, 4, 8, 12	Т9				I	Analog Pin Used For Digital Input 207 This pin also has analog functions which are described in the ANALOG section of this table.
SD3_D4	11					I.	SDFM-3 Channel 4 Data Input
AIO208	0, 4, 8, 12	R10				I	Analog Pin Used For Digital Input 208 This pin also has analog functions which are described in the ANALOG section of this table.
SD2 C2	11					1	SDFM-2 Channel 2 Clock Input
AIO209	0, 4, 8, 12	R9				I	Analog Pin Used For Digital Input 209 This pin also has analog functions which are described in the
SD2 D2	11						SDEM-2 Channel 2 Data Input
AIO210	0, 4, 8, 12	P9				1	Analog Pin Used For Digital Input 210 This pin also has analog functions which are described in the ANALOG section of this table.
SD2_C3	11					I	SDFM-2 Channel 3 Clock Input
AIO211	0, 4, 8, 12	N9				I	Analog Pin Used For Digital Input 211 This pin also has analog functions which are described in the ANALOG section of this table.
SD2_D3	11					I	SDFM-2 Channel 3 Data Input

**ADVANCE INFORMATION** 

F29H859TU-Q1,	F29H850TU
SPRSP93 - NOVEM	BER 2024



SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
AIO212	0, 4, 8, 12	P10				I	Analog Pin Used For Digital Input 212 This pin also has analog functions which are described in the ANALOG section of this table.
SD2_C4	11					I	SDFM-2 Channel 4 Clock Input
AIO213	0, 4, 8, 12	T11				I	Analog Pin Used For Digital Input 213 This pin also has analog functions which are described in the ANALOG section of this table.
SD2_D4	11					I	SDFM-2 Channel 4 Data Input
GPIO0	0, 4, 8, 12					I/O	General-Purpose Input Output 0
EPWM1_A	1					0	ePWM-1 Output A
EMIF1_A13	2					0	External memory interface 1 address line 13
EMIF1_D0	3					I/O	External memory interface 1 data line 0
MCAND_TX	5					0	MCAN-D Transmit
I2CA_SDA	6	A8	160	128	88	I/OD	I2C-A Open-Drain Bidirectional Data
UARTE_TX	7					I/O	UART-E Serial Data Transmit
OUTPUTXBAR9	9					0	Output X-BAR Output 9
ESC TX0 DATA0	10					0	EtherCAT MII Transmit-0 Data-0
ESC GPI0	11					I	EtherCAT General-Purpose Input 0
FSITXA D0	13					0	FSITX-A Primary Data Output
 GPI01	0. 4. 8. 12					I/O	General-Purpose Input Output 1
EPWM1 B	1					0	ePWM-1 Output B
EMIF1 A14	2					0	External memory interface 1 address line 14
EMIF1 D3	3					I/O	External memory interface 1 data line 3
MCAND RX	5					1	MCAN-D Receive
I2CA SCL	6	A7	161	129	89	I/OD	I2C-A Open-Drain Bidirectional Clock
UARTE RX	7					1/0	UART-E Serial Data Receive
	9					0	Output X-BAR Output 10
ESC TX1 DATA0	10					0	EtherCAT MII Transmit-1 Data-0
ESC GPI1	11					1	EtherCAT General-Purpose Input 1
FSITXA D1	13					0	FSITX-A Optional Additional Data Output
GPIQ2	0 4 8 12					1/0	General-Purpose Input Output 2
EPWM2 A	1					0	ePWM-2 Output A
EMIF1 A15	2					0	External memory interface 1 address line 15
EMIF1 D4	3					1/0	External memory interface 1 data line 4
	5					1/0	UART-A Serial Data Transmit
I2CB SDA	6	B7	162	130	90		I2C-B Open-Drain Bidirectional Data
MCANE TX	7					0	MCAN-F Transmit
	9					0	Output X-BAR Output 1
ESC BX1 ERB	10					1	EtherCAT MII Receive-1 Error
ESC GPI2	11						EtherCAT General-Purpose Input 2
	13					0	ESITX-A Output Clock
GPIO3	04812					1/0	General-Purpose Input Output 3
EPWM2 B	1					0	ePWM-2 Output B
	2					0	External memory interface 1 address line 16
	3					1/0	External memory interface 1 data line 5
	5					1/0	LIART-A Serial Data Receive
	6	C7	163	131	91		I2C-B Open-Drain Bidirectional Clock
MCANE BX	7					1,00	MCAN-F Receive
	۰ ۵						
	11						EtherCAT General-Purpose Input ?
	10						
FSIRAA_DU	13					I	FSIRA-A Primary Data input



Table 5-1. Pin Attributes (continued)									
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION		
GPIO4	0, 4, 8, 12					I/O	General-Purpose Input Output 4		
EPWM3_A	1					0	ePWM-3 Output A		
EMIF1_A17	2					0	External memory interface 1 address line 17		
EMIF1_D9	3					I/O	External memory interface 1 data line 9		
MCANC_TX	5					0	MCAN-C Transmit		
UARTF_TX	7	D7	164	132	92	I/O	UART-F Serial Data Transmit		
OUTPUTXBAR3	9					0	Output X-BAR Output 3		
ESC_GPI4	11					I	EtherCAT General-Purpose Input 4		
FSIRXA_D1	13					I.	FSIRX-A Optional Additional Data Input		
ERRORSTS	15					о	Error Status Output. This signal requires an external pulldown.		
GPIO5	0, 4, 8, 12					I/O	General-Purpose Input Output 5		
EPWM3_B	1					0	ePWM-3 Output B		
EMIF1_A18	2					0	External memory interface 1 address line 18		
EMIF1_D10	3					I/O	External memory interface 1 data line 10		
MCANC_RX	5		405	133	00	I.	MCAN-C Receive		
UARTF_RX	7	A6	165		93	I/O	UART-F Serial Data Receive		
OUTPUTXBAR11	9					0	Output X-BAR Output 11		
OUTPUTXBAR3	10					0	Output X-BAR Output 3		
ESC_GPI5	11					I	EtherCAT General-Purpose Input 5		
FSIRXA_CLK	13					I	FSIRX-A Input Clock		
GPIO6	0, 4, 8, 12					I/O	General-Purpose Input Output 6		
EPWM4_A	1					0	ePWM-4 Output A		
EMIF1_DQM0	2					ο	External memory interface 1 Input/output mask for byte 0		
EMIF1_CLK	3					0	External memory interface 1 clock		
MCANB_TX	5	B6	166	134	94	0	MCAN-B Transmit		
LINA_TX	6			-		0	LIN-A Transmit		
OUTPUTXBAR4	9					0	Output X-BAR Output 4		
SYNCOUT	10					0	External ePWM Synchronization Pulse		
ESC_GPI6	11					I	EtherCAT General-Purpose Input 6		
FSITXB_D0	13					0	FSITX-B Primary Data Output		
GPI07	0, 4, 8, 12					I/O	General-Purpose Input Output 7		
EPWM4_B	1					0	ePWM-4 Output B		
EMIF1_DQM1	2					о	External memory interface 1 Input/output mask for byte 1		
EMIF1_CAS	3					0	External memory interface 1 column address strobe		
MCANB_RX	5	C6	167	135		I	MCAN-B Receive		
LINA_RX	6					I	LIN-A Receive		
OUTPUTXBAR5	9					0	Output X-BAR Output 5		
ESC_GPI7	11					I	EtherCAT General-Purpose Input 7		
ESITXB D1	13					0	ESITX-B Optional Additional Data Output		

F <b>29H859TU-Q1, F29H850</b> SPRSP93 – NOVEMBER 2024	UTU		
	Tat	ole 5-1	. F
SIGNAL NAME	MUX POSITION	256 ZEX	
GPIO8	0, 4, 8, 12		
EPWM5_A	1		
EMIF1_RAS	2		
	2		

# Pin Attributes (continued)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	TYPE	DESCRIPTION
GPIO8	0, 4, 8, 12					I/O	General-Purpose Input Output 8
EPWM5_A	1					0	ePWM-5 Output A
EMIF1_RAS	2					0	External memory interface 1 row address strobe
EPWM4_B	3					0	ePWM-4 Output B
MCANC_TX	5					0	MCAN-C Transmit
SPIE_PICO	6					I/O	SPI-E Peripheral In, Controller Out (PICO)
UARTD_TX	7	De	170	138	96	I/O	UART-D Serial Data Transmit
OUTPUTXBAR12	9	00	170	100	30	0	Output X-BAR Output 12
ADCSOCAO	10					ο	ADC Start of Conversion A Output for External ADC (from ePWM modules)
ESC_GPO0	11					0	EtherCAT General-Purpose Output 0
FSITXB_CLK	13					0	FSITX-B Output Clock
FSITXA_D1	14					0	FSITX-A Optional Additional Data Output
FSIRXA_D0	15					I	FSIRX-A Primary Data Input
GPIO9	0, 4, 8, 12					I/O	General-Purpose Input Output 9
EPWM5_B	1					0	ePWM-5 Output B
EMIF1_D11	2					I/O	External memory interface 1 data line 11
SPIE_POCI	6					I/O	SPI-E Peripheral Out, Controller In (POCI)
UARTD_RX	7					I/O	UART-D Serial Data Receive
OUTPUTXBAR6	9	A5	171	139	97	0	Output X-BAR Output 6
ESC_TX0_CLK	10					I	EtherCAT MII Transmit-0 Clock
ESC_GPO1	11					0	EtherCAT General-Purpose Output 1
FSIRXB_D0	13					I	FSIRX-B Primary Data Input
FSITXA_D0	14					0	FSITX-A Primary Data Output
FSIRXA_CLK	15					I	FSIRX-A Input Clock
GPIO10	0, 4, 8, 12					I/O	General-Purpose Input Output 10
EPWM8_A	1					0	ePWM-8 Output A
PMBUSA_SCL	2					I/OD	PMBus-A Open-Drain Bidirectional Clock
ADCSOCBO	3					0	ADC Start of Conversion B Output for External ADC (from ePWM modules)
MCANC_RX	5					I	MCAN-C Receive
UARTC_TX	6	C5	172	140	98	I/O	UART-C Serial Data Transmit
I2CA_SCL	7					I/OD	I2C-A Open-Drain Bidirectional Clock
SENT2	9					I/O	SENT Input Pin 2
ESC_GPI19	13					I	EtherCAT General-Purpose Input 19
ADCA_EXTMUXSEL2	14					0	External ADC selection Mux output
OUTPUTXBAR13	15					0	Output X-BAR Output 13
GPIO11	0, 4, 8, 12					I/O	General-Purpose Input Output 11
EPWM6_B	1					0	ePWM-6 Output B
EMIF1_D15	2					I/O	External memory interface 1 data line 15
EPWM7_B	3					0	ePWM-7 Output B
SPIE_PTE	6					I/O	SPI-E Peripheral Transmit Enable (PTE)
SD4_D1	7		170			I	SDFM-4 Channel 1 Data Input
PMBUSA_ALERT	9	A4	173	141	99	I/OD	PMBus-A Open-Drain Bidirectional Alert Signal
ESC_TX0_DATA1	10					0	EtherCAT MII Transmit-0 Data-1
ESC_GPO3	11					0	EtherCAT General-Purpose Output 3
FSIRXB_CLK	13					I	FSIRX-B Input Clock
FSIRXA_D1	14					I	FSIRX-A Optional Additional Data Input
OUTPUTXBAR7	15					0	Output X-BAR Output 7





SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO12	0, 4, 8, 12					I/O	General-Purpose Input Output 12
EPWM7_A	1					0	ePWM-7 Output A
EMIF1_A1	2					0	External memory interface 1 address line 1
ADCSOCAO	3					0	ADC Start of Conversion A Output for External ADC (from ePWM modules)
SPIE_CLK	6					I/O	SPI-E Clock
SD4_C2	7	4.2	174	140	100	I	SDFM-4 Channel 2 Clock Input
PMBUSA_CTL	9	AS	174	142	100	I/O	PMBus-A Control Signal - Target Input/Controller Output
ESC_TX0_DATA2	10					0	EtherCAT MII Transmit-0 Data-2
ESC_GPO4	11					0	EtherCAT General-Purpose Output 4
FSIRXC_D0	13					I	FSIRX-C Primary Data Input
FSIRXA_D0	14					I	FSIRX-A Primary Data Input
OUTPUTXBAR14	15					0	Output X-BAR Output 14
GPIO13	0, 4, 8, 12					I/O	General-Purpose Input Output 13
EPWM7_B	1					0	ePWM-7 Output B
EMIF1_CS0n	2					0	External memory interface 1 chip select 0
EMIF1_D9	3					I/O	External memory interface 1 data line 9
UARTC_RX	6					I/O	UART-C Serial Data Receive
SD4_D2	7		475	140		I	SDFM-4 Channel 2 Data Input
PMBUSA_SDA	9	AZ	175	143		I/OD	PMBus-A Open-Drain Bidirectional Data
ESC_TX0_DATA3	10					0	EtherCAT MII Transmit-0 Data-3
ESC_GPO5	11					0	EtherCAT General-Purpose Output 5
FSIRXC_D1	13					I	FSIRX-C Optional Additional Data Input
FSIRXA_CLK	14					I	FSIRX-A Input Clock
OUTPUTXBAR15	15					0	Output X-BAR Output 15
GPIO14	0, 4, 8, 12					I/O	General-Purpose Input Output 14
EPWM6_A	1					0	ePWM-6 Output A
EMIF1_D17	2					I/O	External memory interface 1 data line 17
EPWM18_A	3					0	ePWM-18 Output A
EMIF1_D13	5					I/O	External memory interface 1 data line 13
LINA_TX	6					0	LIN-A Transmit
OUTPUTXBAR3	7	B3	176	144		0	Output X-BAR Output 3
PMBUSA_SCL	9					I/OD	PMBus-A Open-Drain Bidirectional Clock
ESC_PHY1_LINKSTATUS	10					I	EtherCAT PHY-1 Link Status
ESC_GPO6	11					0	EtherCAT General-Purpose Output 6
FSIRXC_CLK	13					I	FSIRX-C Input Clock
SD4_C1	14					I	SDFM-4 Channel 1 Clock Input
OUTPUTXBAR8	15					0	Output X-BAR Output 8
GPIO15	0, 4, 8, 12					I/O	General-Purpose Input Output 15
EPWM8_B	1					0	ePWM-8 Output B
PMBUSA_CTL	3					I/O	PMBus-A Control Signal - Target Input/Controller Output
I2CA_SDA	5					I/OD	I2C-A Open-Drain Bidirectional Data
LINA_RX	6					I	LIN-A Receive
OUTPUTXBAR4	7	C4	1	1	1	0	Output X-BAR Output 4
SENT1	9					I/O	SENT Input Pin 1
ESC_GP07	10					0	EtherCAT General-Purpose Output 7
ESC_GPI20	13					I	EtherCAT General-Purpose Input 20
ADCA_EXTMUXSEL3	14					0	External ADC selection Mux output
OUTPUTXBAR16	15					0	Output X-BAR Output 16

Table 5-1. Pin Attributes (continued)										
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
GPIO16	0, 4, 8, 12					I/O	General-Purpose Input Output 16			
EPWM9_A	1					0	ePWM-9 Output A			
EMIF1_D29	2					I/O	External memory interface 1 data line 29			
EMIF1_BA0	3					0	External memory interface 1 bank address 0			
SPIA_PICO	5					I/O	SPI-A Peripheral In, Controller Out (PICO)			
MCAND_TX	7	D5	2	2	2	0	MCAN-D Transmit			
ESC_RX1_CLK	10					I.	EtherCAT MII Receive-1 Clock			
SD1_D1	11					I.	SDFM-1 Channel 1 Data Input			
FSIRXD_D1	13					I	FSIRX-D Optional Additional Data Input			
FSIRXC_CLK	14					I.	FSIRX-C Input Clock			
OUTPUTXBAR7	15					0	Output X-BAR Output 7			
GPIO17	0, 4, 8, 12					I/O	General-Purpose Input Output 17			
EPWM9_B	1					0	ePWM-9 Output B			
EMIF1_DQM3	2					ο	External memory interface 1 Input/output mask for byte 3			
EMIF1_BA1	3					0	External memory interface 1 bank address 1			
SPIA_POCI	5					I/O	SPI-A Peripheral Out, Controller In (POCI)			
MCAND_RX	7	B2	4	4	4	I	MCAN-D Receive			
ESC RX1 DV	10					I	EtherCAT MII Receive-1 Data Valid			
SD1 C1	11					I	SDFM-1 Channel 1 Clock Input			
FSIRXD CLK	13					I	FSIRX-D Input Clock			
UARTC TX	14					I/O	UART-C Serial Data Transmit			
OUTPUTXBAR8	15					0	Output X-BAR Output 8			
GPIO18	0, 4, 8, 12					I/O	General-Purpose Input Output 18			
EPWM15 A	1					0	ePWM-15 Output A			
PMBUSA ALERT	3					I/OD	PMBus-A Open-Drain Bidirectional Alert Signal			
I2CA SCL	5					I/OD	I2C-A Open-Drain Bidirectional Clock			
	6	F2	13	10	8	I/O	UART-C Serial Data Receive			
SENT4	9					I/O	SENT Input Pin 4			
ESC GPI21	13					I	EtherCAT General-Purpose Input 21			
ADCB EXTMUXSEL0	14					0	External ADC selection Mux output			
 GPI019	0. 4. 8. 12					I/O	General-Purpose Input Output 19			
EPWM10 B	1					0	ePWM-10 Output B			
EMIF1 CS3n	2					0	External memory interface 1 chip select 3			
ADCSOCBO	3					0	ADC Start of Conversion B Output for External ADC (from ePWM modules)			
SPIA PTE	5	B1	5	5		I/O	SPI-A Peripheral Transmit Enable (PTE)			
UARTE RX	6		Ū			I/O	UART-E Serial Data Receive			
MCANC TX	7					0	MCAN-C Transmit			
PMBUSA ALERT	9					I/OD	PMBus-A Open-Drain Bidirectional Alert Signal			
ESC TX1 DATA3	10					0	EtherCAT MII Transmit-1 Data-3			
SD1 C2	11					1	SDFM-1 Channel 2 Clock Input			
GPIQ20	0 4 8 12					1/0	General-Purpose Input Output 20			
FPWM11 A	1					0	ePWM-11 Output A			
	2					0	External memory interface 1 bank address 0			
EMIF1_DQM2	3					0	External memory interface 1 Input/output mask for			
	c	C1	6			1/0	Dyte 2			
SPIL_PILU	0					1/0	MCAN B Baseive			
	10									
ESC_IXT_DATAZ	10									
רחפ <sup>ר</sup> מר_נחפ	11	1	1				SUFIN-1 Channel 3 Data Input			



SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO21	0, 4, 8, 12					I/O	General-Purpose Input Output 21
EPWM11_B	1					0	ePWM-11 Output B
EMIF1_BA1	2					0	External memory interface 1 bank address 1
SPIC_POCI	6	C2	7			I/O	SPI-C Peripheral Out, Controller In (POCI)
MCANB_TX	7					0	MCAN-B Transmit
ESC_TX1_DATA1	10					0	EtherCAT MII Transmit-1 Data-1
SD1_C3	11					I	SDFM-1 Channel 3 Clock Input
GPIO22	0, 4, 8, 12					I/O	General-Purpose Input Output 22
EPWM12_A	1					0	ePWM-12 Output A
PMBUSA_SDA	3					I/OD	PMBus-A Open-Drain Bidirectional Data
I2CB_SDA	5		F1 14	11		I/OD	I2C-B Open-Drain Bidirectional Data
UARTB_TX	6	<b>F</b> 4			_	I/O	UART-B Serial Data Transmit
MCANC_TX	7	FI			9	0	MCAN-C Transmit
SENT5	9					I/O	SENT Input Pin 5
ESC_GPO2	10					0	EtherCAT General-Purpose Output 2
ESC_GPI22	13					I	EtherCAT General-Purpose Input 22
ADCB_EXTMUXSEL1	14					0	External ADC selection Mux output
GPIO23	0, 4, 8, 12					I/O	General-Purpose Input Output 23
EPWM12_B	1					0	ePWM-12 Output B
PMBUSA_SCL	3					I/OD	PMBus-A Open-Drain Bidirectional Clock
I2CB_SCL	5					I/OD	I2C-B Open-Drain Bidirectional Clock
UARTB_RX	6		450	407	07	I/O	UART-B Serial Data Receive
MCANC_RX	7	B8	159	127	87	I	MCAN-C Receive
SENT6	9					I/O	SENT Input Pin 6
ESC_PHY_RESETn	10					0	EtherCAT PHY Active Low Reset
ESC_GPI23	13					I	EtherCAT General-Purpose Input 23
ADCC_EXTMUXSEL0	14					0	External ADC selection Mux output
GPIO24	0, 4, 8, 12					I/O	General-Purpose Input Output 24
EPWM13_A	1					0	ePWM-13 Output A
EMIF1_DQM0	2					ο	External memory interface 1 Input/output mask for byte 0
SPIB_PICO	5					I/O	SPI-B Peripheral In, Controller Out (PICO)
LINB_TX	6					0	LIN-B Transmit
MCANE_TX	7	C8	158	126		0	MCAN-E Transmit
ESC_RX0_CLK	10					I	EtherCAT MII Receive-0 Clock
SD2_D1	11					I	SDFM-2 Channel 1 Data Input
ESC_GPI24	13					I	EtherCAT General-Purpose Input 24
EPWM2_A	14					0	ePWM-2 Output A
OUTPUTXBAR1	15					0	Output X-BAR Output 1

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO25	0, 4, 8, 12					I/O	General-Purpose Input Output 25
EPWM13_B	1					0	ePWM-13 Output B
EMIF1_DQM1	2					ο	External memory interface 1 Input/output mask for byte 1
SPIB_POCI	5					I/O	SPI-B Peripheral Out, Controller In (POCI)
LINB_RX	6					I	LIN-B Receive
MCANE_RX	7	D8	157	125	86	I	MCAN-E Receive
PMBUSA_SDA	9		-	_		I/OD	PMBus-A Open-Drain Bidirectional Data
ESC_RX0_DV	10					I	EtherCAT MII Receive-0 Data Valid
SD2_C1	11					I	SDFM-2 Channel 1 Clock Input
FSITXA_D1	13					0	FSITX-A Optional Additional Data Output
EPWM2_B	14					0	ePWM-2 Output B
OUTPUTXBAR2	15					0	Output X-BAR Output 2
GPIO26	0, 4, 8, 12					I/O	General-Purpose Input Output 26
EPWM14_A	1					0	ePWM-14 Output A
EMIF1_DQM2	2					о	External memory interface 1 Input/output mask for byte 2
SPIB_CLK	5					I/O	SPI-B Clock
UARTE_TX	6					I/O	UART-E Serial Data Transmit
MCANE_TX	7					0	MCAN-E Transmit
PMBUSA_CTL	9	B9	156	124	85	I/O	PMBus-A Control Signal - Target Input/Controller Output
ESC_RX0_ERR	10					I	EtherCAT MII Receive-0 Error
SD2_D2	11					I	SDFM-2 Channel 2 Data Input
FSITXA_D0	13					0	FSITX-A Primary Data Output
ESC_MDIO_CLK	14					0	EtherCAT MDIO Clock
OUTPUTXBAR3	15					0	Output X-BAR Output 3
GPIO27	0, 4, 8, 12					I/O	General-Purpose Input Output 27
EPWM14_B	1					0	ePWM-14 Output B
EMIF1_DQM3	2					ο	External memory interface 1 Input/output mask for byte 3
SPIB_PTE	5					I/O	SPI-B Peripheral Transmit Enable (PTE)
UARTA_TX	6					I/O	UART-A Serial Data Transmit
EPWM4_A	9	C9	155			0	ePWM-4 Output A
ESC_RX0_DATA0	10					I	EtherCAT MII Receive-0 Data-0
SD2_C2	11					I	SDFM-2 Channel 2 Clock Input
FSITXA_CLK	13					0	FSITX-A Output Clock
ESC_MDIO_DATA	14					I/O	EtherCAT MDIO Data
OUTPUTXBAR4	15					0	Output X-BAR Output 4
GPIO28	0, 4, 8, 12					I/O	General-Purpose Input Output 28
EPWM15_A	1					0	ePWM-15 Output A
EMIF1_CS4n	2					0	External memory interface 1 chip select 4
EMIF1_CS2n	3					0	External memory interface 1 chip select 2
UARTA_RX	6	D9	154			I/O	UART-A Serial Data Receive
EPWM4_B	9					0	ePWM-4 Output B
ESC_RX0_DATA1	10					I	EtherCAT MII Receive-0 Data-1
SD2_D3	11					I	SDFM-2 Channel 3 Data Input
OUTPUTXBAR5	15					0	Output X-BAR Output 5



GPIC/39         0, 4, 8, 12         No         GPIC/39         0, 4, 8, 12           EPWM15,B         1         0         GPIC/415         0         UARTE_RX         6         100         UARTE_Serial Data Recover         126.0         0         GPIC/415         0         UCA Open-Drain Bidirectional Data         0         External ADC selection Mux output         0         External ADC selection Mux output         0         External ADC selection Mux output         0         GPIC/31         0         External memory interface 1 clock         0         GPIC/31         0         External memory interface 1 clock         0         External memory interface 1	SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
EFW4HS B         1         NB         1         ND         eFW4HS B         0         eFW4HS B         NDD         PMBUSA_SDA         2           UARTE_RX         0         NDD         PMBUSA_SDA         7         AB         NDD         PMBUSA_SDA         0         PMBUSA_SDA         0         UARTE_SRA         0         UARTE_SRA         0         PMBUSA_SDA         0         UARTE_SRA         0         EMMINA         0	GPIO29	0, 4, 8, 12					I/O	General-Purpose Input Output 29
PNBUSAS,SDA UARTE_RX2248100PMBUSA-Depen-Dain Bidirectional DataUARTE_RX60UARTE_RX0UARTE_Stail Data ReceiveSENT300UARTE_Stail Data Receive0UARTE-Stail Data ReceiveSENT300SENTInput Pin 3Exc. ADRO-Dain Bidirectional DataSEX_LATCN0100SENTInput Pin 3ESC_LATCN0110External ADRO election Mux output 0GRUS00, 4, 8, 12	EPWM15_B	1					0	ePWM-15 Output B
UARTE, RX67A915112112184100UARTE Sorial Data Rocaive12CA, SDA7010 </td <td>PMBUSA_SDA</td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td>I/OD</td> <td>PMBus-A Open-Drain Bidirectional Data</td>	PMBUSA_SDA	2					I/OD	PMBus-A Open-Drain Bidirectional Data
12CA, SDA7915112184100ICCA Open-Drain Bidirectional DataSENT3910 <td< td=""><td>UARTE_RX</td><td>6</td><td></td><td rowspan="2"></td><td></td><td></td><td>I/O</td><td>UART-E Serial Data Receive</td></td<>	UARTE_RX	6					I/O	UART-E Serial Data Receive
SENT3         9         A9         151         121         84         00         EEXT Input Pin 3           ESC, LATCHO         10         1         EMECAT Lath/Signal Input 0         100         EMECAT Lath/Signal Input 0           ESC, IZC, SDA         13         00         EXEMUX/SEL1         14         0         EXEmail AUC selection Max output           GPI030         0, 4, 8, 12         0         00uput X-RAR Output 6         0         0uput X-RAR Output 6           GPI031         0, 4, 8, 12         2         0         0         EXEmit Interrory Interface 1 clock           EMMF_CLK         2         4         0         Extensil memory Interface 1 clock         Extensil memory Interface 1 clock           EMMF_LAX         7         A10         150         120         83         00         Extensil memory Interface 1 clock           SEC, LATCH1         11         MCANC, RX         SPID_PECO         6         SPID PECO         1         MCANC Receive         1         MCANC Receive         1         SPID PECO         1         EtherCAT Lach/Signal Input 1         1         SPID PECO         1         EtherCAT Lach/Signal Input 1         1         SPID PECO         1         EtherCAT Signal Input 1         1         SPID PECO         1	I2CA_SDA	7					I/OD	I2C-A Open-Drain Bidirectional Data
ESC_LATCH0         10         10         14         14         EnerCAT LatCASignal Input 0           CG_C_STMUXSEL1         14         0         Extend ADC selection Mix output           OUTPUTXBAR8         15         0         Output X-BAR Output 30           GPI030         0.4,8,12         0         General-Purpose Input Output 30           EMMT_CK4         2         0         General-Purpose Input Output 30           MCANC_RX         5         0         External memory interface 1 clock           SPID_PICO         66         A10         1         General-Purpose Input Output 30           SSC_LATCH1         10         SPID_PICO         6         Cartani memory interface 1 clock           SSD_D4         11         MCANC_RX         SPID_PICO         ElserCAT LatCSBIN Input 1           SSC_LATCH1         10         SPID_PICO         ElserCATCH1         SPID_PICO           SSD_D4         11         I         SDFM_2 Channel 4 Data Input 1           SDZ_D4         11         I         SDFM_2 Channel 4 Data Input 1           SDC_D4         1         SDFM_2 Channel 4 Data Input 1           SDFM_2 Channel 4 Discht 1         I         SDFM_2 Channel 4 Data Input 1           SDFM_2 Chast         C         External m	SENT3	9	A9	151	121	84	I/O	SENT Input Pin 3
ESC_I2C_SDA         13         IA         ICC         EnerCAT I2C Data           ADCC_EXTMUXSEL1         14         0         External ADC denotes Mux output           GPI030         0.4,8,12         0         GPINUXSAR           EPWMI6_A         1         0         GPINUXSAR         0           EPMIT_CLK         2         0         External memory interface 1 clock           EMIF_ICK         3         0         External memory interface 1 clock           EMIF_ICK         7         A10         150         0         External memory interface 1 clock           EMIT_ICK         7         A10         150         0         External memory interface 1 clock           ESC_LATCH1         10         DXD_D Pripheral In, Controller Out (PICO)         0         External memory interface 1 clock           SEC_SSCL         13         10         External memory interface 1 clock         0           GPI031         0.4,8,12         7         0         Output X-BAR Output 1           GPI031         0.4,8,12         7         10         External memory interface 1 clock input           GPIO31         0.4,8,12         7         10         External memory interface 1 clock input           GPI031         0.4,8,12 <t< td=""><td>ESC_LATCH0</td><td>10</td><td></td><td></td><td></td><td>I</td><td>EtherCAT LatchSignal Input 0</td></t<>	ESC_LATCH0	10					I	EtherCAT LatchSignal Input 0
ADCCXTMUXSEL1         14         -	ESC I2C SDA	13					I/OC	EtherCAT I2C Data
OUTPUTXBAR8         15         I <thi< th="">         I         I         <th< td=""><td>ADCC EXTMUXSEL1</td><td>14</td><td></td><td></td><td></td><td>0</td><td>External ADC selection Mux output</td></th<></thi<>	ADCC EXTMUXSEL1	14					0	External ADC selection Mux output
GPI030         0, 4, 8, 12         IV         General-Purpose Input Output 30           EPWMH6_A         1<		15					0	Output X-BAR Output 6
EPWM16_A         1         A         1         A         1         A         1         A         1         A         1         A         1         A         1         B         PMM16_Duput         C         Edmail memory interface 1 clock         Edmail memory interface 1 clock         C         C         Edmail memory interface 1 clock         C         C         C         C         C         C <td>GPIO30</td> <td>0. 4. 8. 12</td> <td></td> <td></td> <td></td> <td></td> <td>I/O</td> <td>General-Purpose Input Output 30</td>	GPIO30	0. 4. 8. 12					I/O	General-Purpose Input Output 30
EMIF1_CLK         2         2           EMIF1_CS4n         3	EPWM16 A	1					0	ePWM-16 Output A
EMF1_CS4n         3         A         A         A         A         F         C         Extemal memory interface 1 clip select 4           MCANC_RX         5         6         6         8         10         149         8         2         10         6         6         10         12         5         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10	EMIE1 CLK	2					0	External memory interface 1 clock
LinkOSh.         S 3         S 1 <ths 1<="" th="">         S 1         <ths 1<="" th=""> <ths< td=""><td>EMIE1 CS4n</td><td>- 3</td><td></td><td></td><td></td><td></td><td>0</td><td>External memory interface 1 chip select 4</td></ths<></ths></ths>	EMIE1 CS4n	- 3					0	External memory interface 1 chip select 4
Marka Construction         Construction         Construction         SPID_PICO         Construction         SPID_PICO         Construction         SPID_PICO         SPID		5			120			MCAN-C Receive
BL/D         B10         Constrained bit (Constrained bit (Constrai		6					1/0	SPLD Peripheral In Controller Out (PICO)
Link CAL2         F		7	A10	150		83	0	External memory interface 1 address line 12
Lac_and in the second according in the second accordin		10						EtherCAT LatchSignal Input 1
GAZ_DAT         III         III         IIII         IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII		11						SDEM 2 Channel 4 Data Input
Lac Locy Solt         13         13         100         Ether AL SyncSignal Output 1           OUTPUTXBAR7         15         0         0 ther AL SyncSignal Output 1           OUTPUTXBAR7         15         0         0 ther AL SyncSignal Output 1           GPI031         0, 4, 8, 12         1         0         0 ther AL SyncSignal Output 31           EPWM16_B         1         0         6 eneral-Purpose Input Output 31           EMIF1_RNW         3         0         External memory interface 1 write enable           SPID_POCI         6         B10         149         82         1/0         External memory interface 1 read not write           SD2_C4         11         1         SDFM-2 Channel 4 Clock Input         1         EtherCAT MI Receive-1 Data-0           SD2_C4         11         1         SDFM-2 Channel 4 Clock Input         1         Ether AL MI Receive-1 Data-0           SD2_C4         11         1         SDFM-2 Channel 4 Clock Input         1         SDFM-2 Channel 4 Clock Input           FSITXD_D0         13         0         Output X-BAR Output 8         0         External memory interface 1 chip select 0           GPI032         0, 4, 8, 12         100         General-Purpose Input Output 32         0         External memory interface 1 chip s		12					1/00	Sbi M-2 Chainer 4 Data input
Labshift         14         0         Comparison of the comparison o		13					1/00	
OD F0 X8AR7         15         0 <t< td=""><td></td><td>14</td><td></td><td></td><td></td><td></td><td>0</td><td></td></t<>		14					0	
GP/031         0, 4, 8, 12         10         General-Purpose input Output 31           EPWM16_B         1         0         ePWM-16 Output 8           EMIF1_RNW         3         0         External memory interface 1 write enable           SPID_POCI         6         B10         149         82         1/0         External memory interface 1 write enable           SD2_CA_SDA         7         0         External memory interface 1 read not write         0           SD2_C4         11         0         2C-A Open-Drain Bidirectional Data           SD2_C4         11         1         SDFM-2 Channel 4 Clock Input           GPI032         0, 4, 8, 12         0         FSITX-D Primary Data Output           GPI032         0, 4, 8, 12         0         General-Purpose input Output 32           EMIF1_C5n         2         0         Output X-BAR Output 8           GPI032         0, 4, 8, 12         0         External memory interface 1 output enable           SPIA_PICO         5         0         Output X-BAR Output 32           GPI033         0, 4, 8, 12         0         External memory interface 1 output enable           SPIA_PICO         5         0         External memory interface 1 output 010000           GPI033         0		15					0	
EPVMM16_B         1         2           EMIF1_WEn         2         0         External memory interface 1 write enable           EMIF1_NW         3         0         External memory interface 1 write enable           SPID_POCI         6         B10         149         82         1/0         SPI-D Peripheral Out, Controller In (POCI)           12CA_SDA         7         1         1         Etherasmit         0         External memory interface 1 write enable           SD2_C4         11         1         1         EtherCAT MII Receive-1 Data-0         10           SD2_C4         11         5         0         Output X-BAR Output 8         15           GPI032         0, 4, 8, 12         7         9         0         Output X-BAR Output 8           GPI032         0, 4, 8, 12         7         0         External memory interface 1 chip select 0           EMIF1_OEn         3         0         External memory interface 1 chip select 0         0           SPID_CLK         6         117         96         1/0         General-Purpose Input Output 32           IPID_CLK         6         117         96         1/0         SPI-A Peripheral In, Controller Out (PICO)           SPID_CLK         6         117	GPIO31	0, 4, 8, 12					1/0	General-Purpose Input Output 31
EMIF1_WEn         2         4         0         External memory interface 1 write enable           EMIF1_RNW         3         0         External memory interface 1 read not write           MCANC_TX         5         0         MCANC Transmit           SPID_POCI         6         B10         149         82         1/0         SPI-D Peripheral Out, Controller In (POCI)           IZCA_SDA         7         1         EtherCAT MII Receive-1 Data-0         SDI           SD2_C4         11         1         SDFM-2 Channel 4 Clock Input           FSITXD_D0         13         0         FSITX-D Primary Data Output           OUTPUTXBAR8         15         0         Output X-BAR Output 8           GPI032         0, 4, 8, 12         10         External memory interface 1 output output 32           EMIF1_OEn         3         0         External memory interface 1 output enable           SPID_PICL         6         117         96         1/0         External memory interface 1 output output 32           EMIF1_OEn         3         117         96         1/0         SPI-A Peripheral In, Controller Out (PICO)           SPID_PCLK         6         117         96         1/0         SPI-A Peripheral Out, Controller Out (PICO) <td< td=""><td>EPWM16_B</td><td>1</td><td></td><td></td><td></td><td></td><td>0</td><td>ePWM-16 Output B</td></td<>	EPWM16_B	1					0	ePWM-16 Output B
EMIF1_RNW         3         A         A           MCANC_TX         5         5         0         External memory interface 1 read not write           SPID_POCI         6         B10         149         82         I/O         SPI-D Peripheral Out, Controller In (POCI)           I2CA_SDA         7         10         1         EtherCAT MII Receive-1 Data-0           SD2_C4         11         1         SDFM-2 Channel 4 Clock Input           STIXD_D0         13         0         FSITX-D Primary Data Output           OUTPUTXBAR8         15         0         FSITX-D Primary Data Output           GPI032         0,4,8,12	EMIF1_WEn	2					0	External memory interface 1 write enable
MCANC_TX         5         B10         149         82         I/O         SPID- Peripheral Out, Controller In (POCI)           I2CA_SDA         7         I/O         SPID-Peripheral Out, Controller In (POCI)         I2C-A Open-Drain Bidirectional Data           ESC_RX1_DATA0         10         I         EtherCAT MII Receive-1 Data-0           SD2_C4         11         I         SDFM-2 Channel 4 Clock Input           FSITXD_D0         13         O         Vitational Action 10           OUTPUTXBAR8         15         O         Output X-BAR Output 8           GPI032         0, 4, 8, 12         I/O         External memory interface 1 chip select 0           EMIF1_C50n         2         I/O         External memory interface 1 output anable           SPID_C1K         6         117         96         I/O         SPI-A Peripheral In. Controller Out (PICO)           SPID_C1K         6         117         96         I/O         SPI-A Peripheral In. Controller Out (PICO)           SPID_C1K         6         117         96         I/O         SPI-A Peripheral In. Controller Out (PICO)           SPID_C1K         6         0         10         I/O         SPI-A Peripheral In. Controller Out (PICO)           SPID_C1K         6         0         I/	EMIF1_RNW	3					0	External memory interface 1 read not write
SPID_POCI6B10149821/0SPI-D Peripheral Out, Controller In (POCI)I2CA_SDA71012C-A Open-Drain Bidirectional DataESC_RX1_DATA0101ItherCAT MII Receive-1 Data-0SD2_C4110FSITXD Primary Data OutputOUTPUTXBAR81500GPI0320, 4, 8, 1281EMIF1_CS0n20External memory interface 1 chip select 0SPID_CLK600SPID_CLK6117SPID_CLK6117OUTPUTXBAR991EMIF1_RNW2100SPIA_POCI5100GPI0330, 4, 8, 12EMIF1_RNW2EMIF1_BA03SPIA_POCI5SPID_TET6IIF1_BA03SPIA_POCI5SPIA_POCI5SPIA_POCI5SPIA_POCI5SPIA_POCI5SPIA_POCI5SPIA_POCI5SPIA_POCI5SPIA_POCI5SPIA_POCI7SPIA_POCI7SPIA_POCI7SPIA_POCI7SPIA_POCI6SPIA_POCI7SPIA_POCI6SPIA_POCI7SPIA_POCI7SPIA_POCI7SPIA_POCI6SPIA_POCI7SPIA_POCI7SPIA_POCI7SPIA_POCI6SPIA_PO	MCANC_TX	5					0	MCAN-C Transmit
IZCA_SDA         7         I/OD         IZC-A Open-Drain Bidirectional Data           ESC_RX1_DATA0         10         I         EtherCAT MII Receive-1 Data-0           SD2_C4         11         I         SDFM-2 Channel 4 Clock Input           FSITXD_D0         13         0         FSITX-D Primary Data Output           OUTPUTXBAR8         15         0         Output X-BAR Output 8           GPI032         0,4,8,12	SPID_POCI	6	B10	149		82	I/O	SPI-D Peripheral Out, Controller In (POCI)
ESC_RX1_DATA0         10         I         EtherCAT MII Receive-1 Data-0           SD2_C4         11         I         SDFM2 Channel 4 Clock Input           FSITXD_D0         13         0         FSITX-D Primary Data Output           OUTPUTXBAR8         15         0         Output X-BAR Output 8           GPI032         0, 4, 8, 12	I2CA_SDA	7					I/OD	I2C-A Open-Drain Bidirectional Data
SD2_C411IISDFM-2 Channel 4 Clock InputFSITXD_D0130FSITX-D Primary Data OutputOUTPUTXBAR8150Output X-BAR Output 8GPI0320, 4, 8, 12EMIF1_CS0n2EMIF1_OEn3SPIA_PICO50EXENCE611796I/OSPI-A Peripheral In, Controller Out (PICO)SPID_CLK6I/OSPI-A Peripheral In, Controller Out (PICO)I/OSPI-A Peripheral In, Controller Out (PICO)I/OSPI-A Peripheral In, Controller In (POCI)I/OSPI-A Peripheral In, Controller In (POCI)I/OSPI-A Peripheral In, Controller In (POCI)SPIA_POCI5SPIA_POCI5SPID_PTE6I/OSPI-A Peripheral In, Controller In (POCI)I/OSPI-A Peripheral Intrasmit Enable (PTE)I/OSPI-A Peripheral Intrasmit Enable (PTE)I/OSPI-A Peripheral Intrasmit Enable (PTE)I/OSPI-A Peripheral Intrasmit En	ESC_RX1_DATA0	10					I	EtherCAT MII Receive-1 Data-0
FSITXD_D0130FSITX-D Primary Data OutputOUTPUTXBAR8150Output X-BAR Output 8GPI0320, 4, 8, 12150Output X-BAR Output 8GMIF1_CS0n20FSITX-D Primary Data Output 32EMIF1_OEn30External memory interface 1 output enableSPIA_PICO50External memory interface 1 output enableSPID_CLK6117961/0IZCA_SDA71/0SPI-D ClockUTPUTXBAR990Uotput X-BAR Output 9ESC_RX0_DATA0101EtherCAT MII Receive-0 Data-0GPI0330, 4, 8, 121/0General-Purpose Input Output 33EMIF1_RNW20External memory interface 1 read not writeEMIF1_BA039141/0General-Purpose Input Output 33SPIA_POCI5P141/0SPI-A Peripheral Out, Controller In (POCI)SPID_PTE671/0SPI-A Peripheral Out, Controller In (POCI)SPID_PTE671/0SPI-A Peripheral Transmit Enable (PTE)IZCA_SCL70Utput X-BAR Output 10OUTPUTXBAR1090Output X-BAR Output 10	SD2_C4	11					I	SDFM-2 Channel 4 Clock Input
OUTPUTXBAR8         15         0         Output X-BAR Output 8           GPI032         0, 4, 8, 12	FSITXD_D0	13					0	FSITX-D Primary Data Output
GPI0320, 4, 8, 12Image: Partial constraint of the section of t	OUTPUTXBAR8	15					0	Output X-BAR Output 8
EMIF1_CS0n2EMIF1_OEn3SPIA_PICO5SPID_CLK6I2CA_SDA7OUTPUTXBAR99ESC_RX0_DATAO10GPIO330, 4, 8, 12EMIF1_BA03SPIA_POCI5SPIA_ROL7UTPUTXBAR109EXCLASCL7OUTPUTXBAR109ESC_LED_ERR10SPIA_POC0UTPUTXBAR1010SPIA_POC0SPIA_POC9SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0SPIA_POC0<	GPIO32	0, 4, 8, 12					I/O	General-Purpose Input Output 32
EMIF1_OEn3G16117960External memory interface 1 output enableSPIA_PICO561/0SPI-A Peripheral In, Controller Out (PICO)SPID_CLK61/0SPI-D ClockI2CA_SDA71012C-A Open-Drain Bidirectional DataOUTPUTXBAR991EtherCAT MII Receive-0 Data-0GPI0330, 4, 8, 121EtherCAT MII Receive-0 Data-0GPI0330, 4, 8, 121/0General-Purpose Input Output 33EMIF1_RNW20External memory interface 1 read not writeEMIF1_BA039141EtherCAT MII Receive-0 Data-0SPIA_POCI5914110SPID_PTE61010SPI-A Peripheral Out, Controller In (POCI)I/OSPI-A Peripheral Out, Controller In (POCI)1/0SPI-A Peripheral Out, Controller In (POCI)SPID_PTE6101010I2CA_SCL70I2C-A Open-Drain Bidirectional ClockOUTPUTXBAR109000ESC LED ERR1000	EMIF1_CS0n	2					0	External memory interface 1 chip select 0
SPIA_PICO5G1611796I/OSPI-A Peripheral In, Controller Out (PICO)SPID_CLK6117961/OSPI-D ClockI2CA_SDA7112C-A Open-Drain Bidirectional DataOUTPUTXBAR99000utput X-BAR Output 9ESC_RX0_DATA0101EtherCAT MII Receive-0 Data-0GPI0330, 4, 8, 121/OGeneral-Purpose Input Output 33EMIF1_RNW20External memory interface 1 read not writeEMIF1_BA039141EtherCAT MII Receive-0 Data-0SPIA_POCI591410SPID_PTE611/OSPI-A Peripheral Out, Controller In (POCI)I2CA_SCL791411/OOUTPUTXBAR109000ESC_LED_ERR1000	EMIF1_OEn	3					0	External memory interface 1 output enable
SPID_CLK666117961/0SPI-D ClockI2CA_SDA7711012C-A Open-Drain Bidirectional DataOUTPUTXBAR9911EtherCAT MII Receive-0 Data-0GPI0330, 4, 8, 1211/0General-Purpose Input Output 33EMIF1_RNW21/0External memory interface 1 read not writeEMIF1_BA0391/010SPID_PTE61/0SPI-A Peripheral Out, Controller In (POCI)I2CA_SCL71010OUTPUTXBAR109010ESC_LED_ERR1000	SPIA_PICO	5	C16	117	06		I/O	SPI-A Peripheral In, Controller Out (PICO)
I2CA_SDA       7       I/OD       I2C-A Open-Drain Bidirectional Data         OUTPUTXBAR9       9       O       Output X-BAR Output 9         ESC_RX0_DATA0       10       I       EtherCAT MII Receive-0 Data-0         GPI033       0, 4, 8, 12       I/O       General-Purpose Input Output 33         EMIF1_RNW       2       0       External memory interface 1 read not write         EMIF1_BA0       3       0       External memory interface 1 bank address 0         SPIA_POCI       5       P14       I/O       SPI-A Peripheral Out, Controller In (POCI)         I/O       SPI-A Peripheral Transmit Enable (PTE)       I/O       SPI-D Peripheral Transmit Enable (PTE)         I2CA_SCL       7       0       U/OD       I2C-A Open-Drain Bidirectional Clock         OUTPUTXBAR10       9       0       EXERNAL TO       0	SPID_CLK	6	GIO	117	96		I/O	SPI-D Clock
OUTPUTXBAR9       9       0       Output X-BAR Output 9         ESC_RX0_DATA0       10       1       EtherCAT MII Receive-0 Data-0         GPI033       0, 4, 8, 12       I/O       General-Purpose Input Output 33         EMIF1_RNW       2       0       External memory interface 1 read not write         EMIF1_BA0       3       0       External memory interface 1 bank address 0         SPIA_POCI       5       P14       I/O       SPI-A Peripheral Out, Controller In (POCI)         SPID_PTE       6       I/O       SPI-D Peripheral Transmit Enable (PTE)         I2CA_SCL       7       I/O       I/O       I/O         OUTPUTXBAR10       9       0       External memory interface 1 long         ESC_LED_ERR       10       0       I/O       SPI-A Peripheral Transmit Enable (PTE)	I2CA_SDA	7					I/OD	I2C-A Open-Drain Bidirectional Data
ESC_RX0_DATA010IEtherCAT MII Receive-0 Data-0GPI0330, 4, 8, 12I/OGeneral-Purpose Input Output 33EMIF1_RNW20External memory interface 1 read not writeEMIF1_BA030External memory interface 1 bank address 0SPIA_POCI5P14I/OSPI-A Peripheral Out, Controller In (POCI)I2CA_SCL7I/OSPI-D Peripheral Transmit Enable (PTE)I2CA_SCL7I/OI2C-A Open-Drain Bidirectional ClockOUTPUTXBAR1090Output X-BAR Output 10	OUTPUTXBAR9	9					0	Output X-BAR Output 9
GPI033       0, 4, 8, 12         EMIF1_RNW       2         EMIF1_BA0       3         SPIA_POCI       5         P14       P14         I/O       General-Purpose Input Output 33         EMIF1_BA0       3         SPIA_POCI       5         P14       P14         I/O       SPI-A Peripheral Out, Controller In (POCI)         I/O       SPI-D Peripheral Out, Controller In (POCI)         I/O       SPI-D Peripheral Transmit Enable (PTE)         I/OD       I/OD         I/OD       I/OD <td>ESC_RX0_DATA0</td> <td>10</td> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td>EtherCAT MII Receive-0 Data-0</td>	ESC_RX0_DATA0	10					I	EtherCAT MII Receive-0 Data-0
EMIF1_RNW     2       EMIF1_BA0     3       SPIA_POCI     5       SPID_PTE     6       I2CA_SCL     7       OUTPUTXBAR10     9       ESC_LED_ERR     10	GPIO33	0, 4, 8, 12					I/O	General-Purpose Input Output 33
EMIF1_BA0     3       SPIA_POCI     5       SPID_PTE     6       I2CA_SCL     7       OUTPUTXBAR10     9       ESC_LED_ERR     10	EMIF1 RNW	2					0	External memory interface 1 read not write
SPIA_POCI     5       SPIA_POCI     5       SPID_PTE     6       I2CA_SCL     7       OUTPUTXBAR10     9       ESC_LED_ERR     10	EMIF1 BA0	3					0	External memory interface 1 bank address 0
SPID_PTE     6     P14       I2CA_SCL     7       OUTPUTXBAR10     9       ESC_LED_ERR     10	SPIA POCI	5					I/O	SPI-A Peripheral Out, Controller In (POCI)
I2CA_SCL     7     I/OD     I2C-A Open-Drain Bidirectional Clock       OUTPUTXBAR10     9     0     Output X-BAR Output 10       ESC_LED_ERR     10     0	SPID PTE	6	P14				I/O	SPI-D Peripheral Transmit Enable (PTE)
OUTPUTXBAR10 9 O Output X-BAR Output 10	I2CA SCL	7					I/OD	I2C-A Open-Drain Bidirectional Clock
ESC LED ERR 10	OUTPUTXBAR10	9					0	Output X-BAR Output 10
	ESC LED ERR	10					0	

Table 5-1. Pin Attributes (continued)										
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
GPIO34	0, 4, 8, 12					I/O	General-Purpose Input Output 34			
EPWM18_A	1					0	ePWM-18 Output A			
EMIF1_CS2n	2					0	External memory interface 1 chip select 2			
EMIF1_BA1	3					0	External memory interface 1 bank address 1			
SPIA_CLK	5					I/O	SPI-A Clock			
UARTF_TX	6	D1	0	7		I/O	UART-F Serial Data Transmit			
I2CB_SDA	7		9			I/OD	I2C-B Open-Drain Bidirectional Data			
OUTPUTXBAR11	9					0	Output X-BAR Output 11			
ESC_LATCH0	10					I	EtherCAT LatchSignal Input 0			
EPWM3_B	13					0	ePWM-3 Output B			
ESC_SYNC0	14					0	EtherCAT SyncSignal Output 0			
OUTPUTXBAR1	15					0	Output X-BAR Output 1			
GPIO35	0, 4, 8, 12					I/O	General-Purpose Input Output 35			
EPWM18_B	1					0	ePWM-18 Output B			
EMIF1_CS3n	2					0	External memory interface 1 chip select 3			
EMIF1_A0	3					0	External memory interface 1 address line 0			
SPIA_PTE	5	<b>F</b> 4	10			I/O	SPI-A Peripheral Transmit Enable (PTE)			
UARTF_RX	6	EI	10			I/O	UART-F Serial Data Receive			
I2CB_SCL	7					I/OD	I2C-B Open-Drain Bidirectional Clock			
OUTPUTXBAR12	9					0	Output X-BAR Output 12			
ESC_LATCH1	10					I	EtherCAT LatchSignal Input 1			
ESC_SYNC1	14					0	EtherCAT SyncSignal Output 1			
GPIO36	0, 4, 8, 12					I/O	General-Purpose Input Output 36			
EMIF1_WAIT	2					I	External memory interface 1 Asynchronous SRAM WAIT			
EMIF1_A1	3					0	External memory interface 1 address line 1			
UARTC_TX	5	N14				I/O	UART-C Serial Data Transmit			
MCANC_RX	6					I	MCAN-C Receive			
OUTPUTXBAR13	9					0	Output X-BAR Output 13			
SD1_D1	11					I	SDFM-1 Channel 1 Data Input			
EMIF1_WEn	14					0	External memory interface 1 write enable			
GPIO37	0, 4, 8, 12					I/O	General-Purpose Input Output 37			
EPWM18_A	1					0	ePWM-18 Output A			
EMIF1_OEn	2					0	External memory interface 1 output enable			
EMIF1_A2	3					0	External memory interface 1 address line 2			
UARTC_RX	5					I/O	UART-C Serial Data Receive			
MCANC_TX	6	R16	85			0	MCAN-C Transmit			
OUTPUTXBAR14	9					0	Output X-BAR Output 14			
ESC_RX1_DATA1	10					I	EtherCAT MII Receive-1 Data-1			
SD1_D2	11					I	SDFM-1 Channel 2 Data Input			
EMIF1_D24	14					I/O	External memory interface 1 data line 24			
OUTPUTXBAR2	15					0	Output X-BAR Output 2			

**ADVANCE INFORMATION** 

Texas Instruments

www.ti.com



SD2\_D1

#### F29H859TU-Q1, F29H850TU SPRSP93 - NOVEMBER 2024

Table 5-1. Pin Attributes (continued)											
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION				
GPIO38	0, 4, 8, 12					I/O	General-Purpose Input Output 38				
EPWM18_B	1					0	ePWM-18 Output B				
EMIF1_A0	2					0	External memory interface 1 address line 0				
EMIF1_A3	3					0	External memory interface 1 address line 3				
UARTA_TX	5					I/O	UART-A Serial Data Transmit				
SPIE_PICO	6	E14	125	104	72	I/O	SPI-E Peripheral In, Controller Out (PICO)				
OUTPUTXBAR15	9					0	Output X-BAR Output 15				
ESC_RX0_DATA1	10					I	EtherCAT MII Receive-0 Data-1				
SD1_D3	11					I	SDFM-1 Channel 3 Data Input				
FSITXD_D1	13					0	FSITX-D Optional Additional Data Output				
EMIF1_CS2n	14					0	External memory interface 1 chip select 2				
GPIO39	0, 4, 8, 12					I/O	General-Purpose Input Output 39				
EMIF1_A1	2					0	External memory interface 1 address line 1				
EMIF1_A4	3					0	External memory interface 1 address line 4				
UARTA_RX	5					I/O	UART-A Serial Data Receive				
OUTPUTXBAR16	9	P15	86			0	Output X-BAR Output 16				
			1	1		1					

EMIF1_A1	2					0	External memory interface 1 address line 1
EMIF1_A4	3					0	External memory interface 1 address line 4
UARTA_RX	5					I/O	UART-A Serial Data Receive
OUTPUTXBAR16	9	P15	86			0	Output X-BAR Output 16
ESC_MDIO_DATA	10					I/O	EtherCAT MDIO Data
SD1_D4	11					I	SDFM-1 Channel 4 Data Input
FSIRXD_CLK	13					I	FSIRX-D Input Clock
ESC_LED_RUN	15					0	
GPIO40	0, 4, 8, 12					I/O	General-Purpose Input Output 40
EPWM13_A	1					0	ePWM-13 Output A
EMIF1_A2	2					0	External memory interface 1 address line 2
MCANB_RX	5					I	MCAN-B Receive
I2CB_SDA	6	DIC	07			I/OD	I2C-B Open-Drain Bidirectional Data
OUTPUTXBAR9	9	P16	87			0	Output X-BAR Output 9
ESC_GPO2	10					0	EtherCAT General-Purpose Output 2
SD4_C3	11					I	SDFM-4 Channel 3 Clock Input
EPWM1_A	14					0	ePWM-1 Output A
SD2_C1	15					I	SDFM-2 Channel 1 Clock Input
GPIO41	0, 4, 8, 12					I/O	General-Purpose Input Output 41
EPWM13_B	1					0	ePWM-13 Output B
EMIF1_A3	2					0	External memory interface 1 address line 3
EPWM18_A	3					0	ePWM-18 Output A
MCANB_TX	5					0	MCAN-B Transmit
SPIE_POCI	6					I/O	SPI-E Peripheral Out, Controller In (POCI)
I2CB_SCL	7	N15	89	73	50	I/OD	I2C-B Open-Drain Bidirectional Clock
OUTPUTXBAR10	9					0	Output X-BAR Output 10
ESC_RX0_DATA2	10					I	EtherCAT MII Receive-0 Data-2
SD4_D3	11					I	SDFM-4 Channel 3 Data Input
FSIRXD_CLK	13					I	FSIRX-D Input Clock
EPWM1_B	14					0	ePWM-1 Output B

**ADVANCE INFORMATION** 

15

SDFM-2 Channel 1 Data Input

I

	Tab	ole 5-1	. Pin A	ttribut	tes (co	ontinue	ed)
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO42	0, 4, 8, 12					I/O	General-Purpose Input Output 42
EPWM14_A	1					0	ePWM-14 Output A
EMIF1_A2	2					0	External memory interface 1 address line 2
EMIF1_A13	3					0	External memory interface 1 address line 13
UARTA_TX	5					I/O	UART-A Serial Data Transmit
SPIE_CLK	6	C16	130	107	74	I/O	SPI-E Clock
I2CA_SDA	7		100			I/OD	I2C-A Open-Drain Bidirectional Data
OUTPUTXBAR13	9					0	Output X-BAR Output 13
SD4_C3	10					I	SDFM-4 Channel 3 Clock Input
SD4_C4	11					I.	SDFM-4 Channel 4 Clock Input
FSIRXD_D0	13					I.	FSIRX-D Primary Data Input
ADCE_EXTMUXSEL2	14					0	External ADC selection Mux output
GPIO43	0, 4, 8, 12					I/O	General-Purpose Input Output 43
EPWM14_B	1					0	ePWM-14 Output B
EMIF1_A4	2					0	External memory interface 1 address line 4
EMIF1_D13	3					I/O	External memory interface 1 data line 13
UARTA_RX	5					I/O	UART-A Serial Data Receive
SPIE_PTE	6	C15	131	108	75	I/O	SPI-E Peripheral Transmit Enable (PTE)
I2CA_SCL	7					I/OD	I2C-A Open-Drain Bidirectional Clock
OUTPUTXBAR14	9					0	Output X-BAR Output 14
SD4_D4	11					I	SDFM-4 Channel 4 Data Input
FSIRXD_D1	13					I	FSIRX-D Optional Additional Data Input
ADCE_EXTMUXSEL3	14					0	External ADC selection Mux output
GPIO44	0, 4, 8, 12					I/O	General-Purpose Input Output 44
EMIF1_A4	2					0	External memory interface 1 address line 4
SPID_POCI	5					I/O	SPI-D Peripheral Out, Controller In (POCI)
MCANB_RX	6					I.	MCAN-B Receive
UARTB_TX	7	G14	114			I/O	UART-B Serial Data Transmit
OUTPUTXBAR14	9					0	Output X-BAR Output 14
ESC_TX1_CLK	10					I.	EtherCAT MII Transmit-1 Clock
SD3_C4	11					I.	SDFM-3 Channel 4 Clock Input
FSIRXD_CLK	13					I.	FSIRX-D Input Clock
GPIO45	0, 4, 8, 12					I/O	General-Purpose Input Output 45
EMIF1_A5	2					0	External memory interface 1 address line 5
SPID_PTE	5					I/O	SPI-D Peripheral Transmit Enable (PTE)
MCANB_TX	6					0	MCAN-B Transmit
UARTB_RX	7	G15	116			I/O	UART-B Serial Data Receive
OUTPUTXBAR15	9					0	Output X-BAR Output 15
ESC_TX1_ENA	10					I/O	EtherCAT MII Transmit-1 Enable
SD3_D4	11					I.	SDFM-3 Channel 4 Data Input
FSIRXD_D0	13					I.	FSIRX-D Primary Data Input
GPIO46	0, 4, 8, 12					I/O	General-Purpose Input Output 46
EPWM4_A	1					0	ePWM-4 Output A
EMIF1_A6	2					0	External memory interface 1 address line 6
EPWM14_A	3					0	ePWM-14 Output A
UARTC_TX	5	U14	128			I/O	UART-C Serial Data Transmit
MCANE_TX	7					0	MCAN-E Transmit
ESC_MDIO_CLK	10					0	EtherCAT MDIO Clock
SD3 C4	11					1	SDEM-3 Channel 4 Clock Input

**ADVANCE INFORMATION** 

Texas Instruments

www.ti.com



SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO47	0, 4, 8, 12					I/O	General-Purpose Input Output 47
EPWM4_B	1					0	ePWM-4 Output B
EMIF1_A7	2					0	External memory interface 1 address line 7
EPWM14_B	3					0	ePWM-14 Output B
UARTC_RX	5	D15	129			I/O	UART-C Serial Data Receive
MCANE RX	7					I	MCAN-E Receive
ESC MDIO DATA	10					I/O	EtherCAT MDIO Data
 SD4 C3	11					I	SDFM-4 Channel 3 Clock Input
 GPIO48	0. 4. 8. 12					I/O	General-Purpose Input Output 48
EMIF1 A8	2					ο	External memory interface 1 address line 8
UARTD TX	5					I/O	UART-D Serial Data Transmit
	9					0	Output X-BAR Output 3
ESC PHY CLK	10	N16	90			0	EtherCAT PHY Clock
SD1 D1	11					-	SDFM-1 Channel 1 Data Input
EPWM3 A	13					0	ePWM-3 Output A
SD2 C2	15					I	SDEM-2 Channel 2 Clock Input
GPI049	0 4 8 12						General-Purpose Input Output 49
	2					0	External memory interface 1 address line 9
	2					0	External memory interface 1 address line 5
	5					1/0	LIART-D Serial Data Receive
	0	M15	02	75		0	
	9	INITS	92	15		0	Super CAT MIL Transmit 1 Data 2
	10					0	EtherCAT Mill Transmit-T Data-2
	12						
	15					0	SDEM 2 Channel 4 Data Input
	15					1	
	0, 4, 8, 12					1/0	
	1					0	ePww-15 Output A
	2					0	External memory interface 1 address line 10
	3					0	External memory interface 1 address line 6
	6			70		1/0	SPI-C Peripheral In, Controller Out (PICO)
MCANF_IX	1	M14	93	/6		0	
ESC_IX1_DAIA1	10					0	EtherCAI MII Iransmit-1 Data-1
SD1_D2	11					1	SDFM-1 Channel 2 Data Input
FSITXA_D1	13					0	FSITX-A Optional Additional Data Output
ESC_GPI25	14					1	EtherCAT General-Purpose Input 25
SD2_D2	15					I	SDFM-2 Channel 2 Data Input
GPIO51	0, 4, 8, 12					I/O	General-Purpose Input Output 51
EPWM15_B	1					0	ePWM-15 Output B
EMIF1_A11	2					0	External memory interface 1 address line 11
EMIF1_A7	3					0	External memory interface 1 address line 7
SPIC_POCI	6					I/O	SPI-C Peripheral Out, Controller In (POCI)
MCANF_RX	7	M13	94	77		Ι	MCAN-F Receive
ESC_TX1_CLK	10					Ι	EtherCAT MII Transmit-1 Clock
SD1_C2	11					Ι	SDFM-1 Channel 2 Clock Input
FSITXA_CLK	13					0	FSITX-A Output Clock
ESC_GPI26	14					I	EtherCAT General-Purpose Input 26
SD2_D3	15					Ι	SDFM-2 Channel 3 Data Input

Table 5-1. Pin Attributes (continued)										
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
GPIO52	0, 4, 8, 12					I/O	General-Purpose Input Output 52			
EPWM16_A	1					0	ePWM-16 Output A			
EMIF1_A12	2			70		0	External memory interface 1 address line 12			
EMIF1_A8	3					0	External memory interface 1 address line 8			
UARTD_TX	5	1.14	95			I/O	UART-D Serial Data Transmit			
SPIC_CLK	6	L 14	90	70		I/O	SPI-C Clock			
ESC_TX1_ENA	10					I/O	EtherCAT MII Transmit-1 Enable			
SD1_D3	11					I	SDFM-1 Channel 3 Data Input			
FSIRXA_D0	13					I	FSIRX-A Primary Data Input			
SD2_D4	15					I	SDFM-2 Channel 4 Data Input			
GPIO53	0, 4, 8, 12					I/O	General-Purpose Input Output 53			
EPWM16_B	1					0	ePWM-16 Output B			
EMIF1_D31	2					I/O	External memory interface 1 data line 31			
EMIF1_A9	3					0	External memory interface 1 address line 9			
UARTD_RX	5					I/O	UART-D Serial Data Receive			
SPIC_PTE	6	L15	96	79		I/O	SPI-C Peripheral Transmit Enable (PTE)			
ESC_PHY0_LINKSTATUS	10					I	EtherCAT PHY-0 Link Status			
SD1_C3	11					I	SDFM-1 Channel 3 Clock Input			
FSIRXA_D1	13					I	FSIRX-A Optional Additional Data Input			
ESC_GPI28	14					I	EtherCAT General-Purpose Input 28			
SD1_C1	15					I	SDFM-1 Channel 1 Clock Input			
GPIO54	0, 4, 8, 12					I/O	General-Purpose Input Output 54			
EMIF1_D30	2					I/O	External memory interface 1 data line 30			
EMIF1_A10	3					0	External memory interface 1 address line 10			
SPIA_PICO	5					I/O	SPI-A Peripheral In, Controller Out (PICO)			
ESC_PHY_CLK	10	L16	97	80		0	EtherCAT PHY Clock			
SD1_D4	11					I	SDFM-1 Channel 4 Data Input			
FSIRXA_CLK	13					I	FSIRX-A Input Clock			
ESC_GPI29	14					I	EtherCAT General-Purpose Input 29			
SD1_C2	15					I.	SDFM-1 Channel 2 Clock Input			
GPIO55	0, 4, 8, 12					I/O	General-Purpose Input Output 55			
EPWM16_B	1					0	ePWM-16 Output B			
EMIF1_D29	2					I/O	External memory interface 1 data line 29			
EMIF1_D0	3					I/O	External memory interface 1 data line 0			
SPIA_POCI	5					I/O	SPI-A Peripheral Out, Controller In (POCI)			
EMIF1_WAIT	6	K13	99			I	External memory interface 1 Asynchronous SRAM WAIT			
ESC_PHY0_LINKSTATUS	10					I	EtherCAT PHY-0 Link Status			
SD1_C4	11					I	SDFM-1 Channel 4 Clock Input			
FSITXB_D0	13					0	FSITX-B Primary Data Output			
SD1_C3	15					I	SDFM-1 Channel 3 Clock Input			

**ADVANCE INFORMATION** 

Texas Instruments

www.ti.com



GPICS6         0.4,8,12         ID         UD         Concent-Purpose freeD culput 56           EPWM17_A         1         0         ePVM171 Output A         0         ePVM172 Output A           EMF_1D2         2         100         Edmain memory interface 1 data line 2         100           EARF_1D1         3         0         SPA_CLK         0         Edmain memory interface 1 data line 2           I2CA_SDA         7         K14         100         B2         0         MAADA Dransmit           I2CA_SDA         7         K14         100         Edmain memory interface 1 data line 1           SD1_CL         11         SPA_CLK         0         EMECA DDI RO Interrupt Line           SD2_CD1         11         I         SPMA/LK         100         Edmain memory interface 1 data line 2           SD1_C4         15         I         I         SDFMA/L Channel 1 Data line 1         SDFMA/L Channel 4 Dick Input 3           SD1_C4         10         General-Purpose lipici 10(pit A)         I         SDFMA/L Channel 4 Dick Input 3           SD1_C4         10         I         SDFMA/L Channel 4 Dick Input 3         I           SD2_C2         11         I         ID         Edmain memory interface 1 data line 27	SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
EPWAIT_A11111111111110Estanal memory intraface 1 data line 28EMF1_D133110SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100SPLA_Clock100<	GPIO56	0, 4, 8, 12					I/O	General-Purpose Input Output 56
ENIFL 028233444<	EPWM17_A	1					0	ePWM-17 Output A
EMFL 013 SPIA_CLK3 SPIA_CLK440064 L100100SPIA_Clock100100SPIA_Clock100 <td>EMIF1_D28</td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td>I/O</td> <td>External memory interface 1 data line 28</td>	EMIF1_D28	2					I/O	External memory interface 1 data line 28
SPHA_CLK5 MCAND_TX6 6 CAND_TXK14 7100 782 82100 	EMIF1_D1	3					I/O	External memory interface 1 data line 1
MCAND, TxX         6         K14         100         82         0         MCAND, Times, minimistant, minimista	SPIA_CLK	5					I/O	SPI-A Clock
I2CA, SDA         7         K14         100         82         WDD         I2CA Open-Drain Bidirectional Data           ESC, DPU, U, IRQ         10         0         EtherCAT PDI IRQ Interrupt Line         0           FSTRA, CLK         13         0         FSTRA 2 Channel 1 Data Input         0           FSTRA 50 Lipt Colock         1         SDFM-4 Channel 1 Data Input         0         FSTRA 50 Lipt Colock           GPI057         0, 4, 8, 12         1         SDFM-4 Channel 4 Clock Input Upt S7         0           GPI057         0, 4, 8, 12         10         External memory Interface 1 data line 27           EMIF_1D27         2         10         External memory Interface 1 data line 27           SPIA_PTE         5         0         GPWM17 Duput B         10           SS2_C1         7         10         External memory Interface 1 data line 2         10           SSA_C1         7         10         1         MCAND Receive         100         External memory Interface 1 data line 2           SSG_2C1         11         MCAND Receive         100         External memory Interface 1 data line 2         100           SSG_2C1         11         10         External memory Interface 1 data line 2         100         External MEmory Interface 1 data lin	MCAND_TX	6		400			0	MCAN-D Transmit
ESC_PDI_UC_IRQ1011111SDFM CAT PDI IRQ Interrupt LineSD2_D111SDFM CAT PDI IRQ Interrupt Line1SDFM CAT PDI IRQ Interrupt LineSD2_C1130FITXER CAT PDI IRQ Interrupt LineSD1_C4151EffectAT PDI IRQ Interrupt LineSD1_C4150FITXER CAT PDI IRQ Interrupt LineSD1_C4151SDFM 1-Channel 4-Ucpose Input 30SD1_C4150General-Purpose Input Colpt 57EPWMT_7 B11SDFM 1-Channel 4-Ucpose Input 10pt 57EPWMT_7 B10External memory Interface 1 data line 27SD1_C45100External memory Interface 1 data line 27SD2_C57100External memory Interface 1 data line 27SD2_C67100External memory Interface 1 data line 27SD2_C111100SDFM 2-Channel 1 Clock InputSD2_C111100SDFM 2-Channel 1-Clock InputSD3_D3151SDFM 2-Channel 1-Clock InputSD3_D3151SDFM 2-Channel 3-Data InputSD3_D3151SDFM 2-Channel 3-Data InputSD3_D3151SDFM 2-Channel 3-Data InputSD1_C21SDFM 2-Channel 3-Data InputSD1_C21SDFM 2-Channel 3-Data InputSD1_C21SDFM 2-Channel 3-Clock InputSD1_C31SDFM 2-Channel 3-Clock InputSD2_C211SDFM 2-Channel 3-Clock InputSD2_C211SDFM	I2CA_SDA	7	K14	100	82		I/OD	I2C-A Open-Drain Bidirectional Data
SO2_D11111141516SDFA 2 Channel Data InputFSITXB_CLIK13	ESC_PDI_UC_IRQ	10					0	EtherCAT PDI IRQ Interrupt Line
FSTXB_CLK         13         I         I         I         FSTXB_CLK         0         FSTXB_CLK         0         FSTXB_CLK         1         EtherCAT General-Purpose Input 30           ESC_GP100         15         1         SDFL4         1         EtherCAT General-Purpose Input 30           GP1057         0, 4, 8, 12         1         SDFL4         1         SDFL4         Coke Input 10           GP1057         2         3         1         V0         External memory interface 1 data line 2         V0         External memo	SD2_D1	11					I	SDFM-2 Channel 1 Data Input
ESC_GPI30         14         14         14         14         14         14         14         14         14         14         14         14         14         14         15         14         15         15         15         15         15         15         15         15         15         16	FSITXB_CLK	13					0	FSITX-B Output Clock
S01_C4     15     1     1     SDFM-1 Channel 4 Clock Input       GPI057     0, 4, 8, 12     0     0     0     0     0       EMIF1_D27     2     0     0     0     0     0       EMIF1_D2     3     0     0     0     0     0       SPIA_PTE     5     0     0     0     0     0       SC,MDID_DATA     6     0     0     0     0     0       SSC_C1     7     0     1     0     0     0       SSC_ODD_DATA     10     0     0     0     0     0       SSC_GPI31     11     0     0     0     0     0     0       SSD_03     15     0     0     0     0     0     0       SPIA_PTIC6     5     0     4     0     0     0     0       SPIA_900     5     0     4     0     0     0     0       SPIA_901     13     0     0     0     0     0     0       SPIA_901     14     0     0     0     0     0     0       SPIA_901     13     0     0     0     0     0     0       S	ESC_GPI30	14					I	EtherCAT General-Purpose Input 30
GPI057         0. 4, 8, 12         1 <th1< th=""> <th1< th=""> <th1< th="">         &lt;</th1<></th1<></th1<>	SD1_C4	15					I	SDFM-1 Channel 4 Clock Input
EPWM17_B11 </td <td>GPIO57</td> <td>0, 4, 8, 12</td> <td></td> <td></td> <td></td> <td></td> <td>I/O</td> <td>General-Purpose Input Output 57</td>	GPIO57	0, 4, 8, 12					I/O	General-Purpose Input Output 57
EMIF1_D2723K1510284IIOExternal memory interface 1 data line 27EMIF1_D235100SPIA Peripheral Transmit I haable (PTE)MCAND_RX671010I2CA_SCL711MCAN-D ReceiveSD2_C1111110FSITXB_D113145SD3_D3151SPFA-2 Channel 1 Clock InputGPI0680,4,8,1271EPWM13_A1SPFA-2 Channel 1 Clock InputGPI0680,4,8,127EPWM13_A1SPFA-2 Channel 1 Clock InputSPIA_PCIO51SPIA_PCIO5SPIA_PCIO13SSC_LD_LINK0_ACTIVE10SD2_C211SIRXB_D013SD2_C215SPIA_PCIO5SPIA_PCIO1SD2_C215SPIA_PCIO1SD2_C215SPIA_PCIO5SPIA_PCIO1SD2_C215SPIA_PCIO5SPIA_PCIO5SPIA_PCIO5SPIA_PCIOSD2_C215SPIA_PCIO5SPIA_PCIO5SPIA_PCIO5SPIA_PCIO5SPIA_PCIO6SD2_C215SPIA_PCIO5SPIA_PCIO6SPIA_PCIO5SPIA_PCIO6SPIA_PCIO5SPIA_PCIO5SPIA_	EPWM17_B	1					0	ePWM-17 Output B
EMIF1_D2         3         SPIA_PTE         5         NGAND_RX         6         VID         External memory interface 1 data line 2           SPIA_PTE         5         1         VID         SPIA_Peripheral Transmit Enable (PTE)           MGAND_RX         6         7         1         VID         SPIA_Peripheral Transmit Enable (PTE)           SD2_C1         11         10         VID         Exercat MDIO Data         VID         Exercat MDIO Data           SD2_C1         11         1         SPIX-2 Channel 1 Clock Input         SPIX-2 Channel 1 Clock Input           SD3         15         -         -         SPIX-2 Channel 1 Clock Input         SPIX-2 Channel 3 Data Input           SPI058         0, 4, 8, 12         -         -         -         SPIX-2 Channel 3 Data Input           GPI058         0, 4, 8, 12         -         -         -         -         -           SPIA_PICO         5         -         -         -         -         -         -           SQL_D2         11         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -	EMIF1_D27	2					I/O	External memory interface 1 data line 27
SPIA_PTE5K151028410284100SPIA_Perpheral Transmit Enable (PTE)MCAND_RX671012CA-Open-Drain Bidirectional Clock12CA_SCL71012CA-Open-Drain Bidirectional ClockS02_C1111114S03_D315110S03_D31511S05_0P1311411S05_0P330.4, 8, 1211EPWM13_A111SPIA_PC050ePWM-3 Output AS01_D21191S01_D21110385S01_D211103S02_D2110S02_D2110S02_D2151S01_S0_D314S02_C2151S01_S0_211S01_S0_21S02_C215S02_C215S02_C215S02_C211S02_C215S02_C215S02_C215S02_C215S02_C211S01_S1_220S02_C211S01_S1_210S02_C211S01_S1_211S01_S1_211S01_S1_211S01_S1_211S01_S1_211S01_S1_211S01_S1_211S01_S1_211S01_S1_211S01_S1_21	EMIF1_D2	3					I/O	External memory interface 1 data line 2
MCAND_RX6K15K15H1284IMCAN-D ReceiveI2C4_SCL7710100 <td>SPIA_PTE</td> <td>5</td> <td></td> <td></td> <td></td> <td></td> <td>I/O</td> <td>SPI-A Peripheral Transmit Enable (PTE)</td>	SPIA_PTE	5					I/O	SPI-A Peripheral Transmit Enable (PTE)
12CA_SCL         7         K15         102         84         W0D         12C-A Open-Drain Bidirectional Clock           ESC_MDIO_DATA         10         - <td>MCAND_RX</td> <td>6</td> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td>MCAN-D Receive</td>	MCAND_RX	6					I	MCAN-D Receive
ESC_MDIO_DATA         10         Image: strate interval inter	I2CA_SCL	7	K15	102	84		I/OD	I2C-A Open-Drain Bidirectional Clock
SD2_C1         11         13         I         SDFM-2 Channel 1 Clock Input           FSITXB_D1         13         0         FSITX-B Optional Additional Data Output           SD3_D3         15         I         SDFM-2 Channel 1 Clock Input           SD3_D3         15         I         SDFM-2 Channel 3 Data Input           GPI058         0, 4, 8, 12         I         SDFM-3 Channel 3 Data Input           EPWIM13_A         1         SDFM-3 Channel 3 Data Input         SDFM-3 Channel 3 Data Input           EPWIMB_A         3         Proceedee         Proceedee         Proceedee           SPIA_PICO         5         IVO         External memory Interface 1 data line 26           SPNA_PICO         5         IVO         SPI-A Peripheral In, Controller Out (PICO)           MCANC_RX         7         IVO         SENTI Input Pin 1           SSC_LED_LINK0_ACTIVE         10         SENTA         SDFM-2 Channel 2 Data Input           SSC_C22         11         SDFM-2 Channel 2 Data Input         SDFM-2 Channel 2 Data Input           SSC_C22         15         I         SDFM-2 Channel 2 Data Input         SDFM-2 Channel 2 Dick Input           GPI059         0, 4, 8, 12         I         SDFM-2 Channel 2 Dick Input         SDFM-2 Channel 2 Dick Input	ESC_MDIO_DATA	10					I/O	EtherCAT MDIO Data
FSTXB_D1         13         14         6         6         6         FSTX-B Optional Additional Data Output           ESC_GP131         14         1         EtherCAT General-Purpose Input 31         1           SD3_03         15         1         SDFM-3 Channel 3 Data Input           GPI058         0, 4, 8, 12         1         SDFM-3 Channel 3 Data Input           EPWM13_A         1         1         SDFM-3 Channel 3 Data Input           EPWM8_A         3         Provide State Sta	SD2_C1	11					I	SDFM-2 Channel 1 Clock Input
ESC_GP131         14         14         1         EtherCAT General-Purpose Input 31           SD3_D3         15         I         SDFM-3 Channel 3 Data Input           GPI058         0, 4, 8, 12         I         SDFM-3 Channel 3 Data Input           EPWM13_A         1         I         SDFM-3 Channel 3 Data Input           EPWM13_A         1         I         SDFM-3 Channel 3 Data Input           EPWM8_A         3         I         General-Purpose Input Output 58           EPVM8_A         3         I         General-Purpose Input Output 64           SPIA_PICO         5         I         General-Purpose Input Output 64           SENT1         9         IVO         External memory interface 1 data line 26           SSD2_D2         11         IVO         SENT Input Pin 1           SSD2_D2         11         I         SDFM-2 Channel 2 Data Input           FSIRXB_D0         13         I         SDFM-2 Channel 2 Data Input           SD2_C2         15         I         SDFM-2 Channel 2 Data Input           GPI059         0, 4, 8, 12         I         SDFM-2 Channel 2 Data Input           GPI059         0, 4, 8, 12         I         SDFM-2 Channel 2 Data Input           GPI050         0	FSITXB_D1	13					ο	FSITX-B Optional Additional Data Output
SD3_03         15         I         I         SDFM-3 Channel 3 Data Input           GPI058         0, 4, 8, 12	ESC GPI31	14					I	EtherCAT General-Purpose Input 31
GPIOS8         0, 4, 8, 12         Image: Constraint of the second	SD3_D3	15					I	SDFM-3 Channel 3 Data Input
EPWM13_A11EMM13_A11EMF1_D262EPWM8_A3SPIA_PICO5MCANC_RX7SENT19SEXT19SC_LED_LINK0_ACTIVE10SD_D211FSIRXB_D013ESC_TX0_DATA314SD2_C215C10590, 4, 8, 12EPWM6_B3SPIA_PCC15SPIA_PCC1SENT29SPIA_PCC110SENT29SPIA_PCC110SENT29SPIA_PCC110SD2_C211SENT29SPIA_PCC110SENT29SPIA_PCC110SENT29SPIA_PCC110SENT29SENT211SENT211SENT211SENT29SENT29SENT211SENT211SENT211SENT211SENT211SENT211SENT211SENT211SENT211SENT211SENT211SENT211SENT212SENT213SENT214SENT215SENT215SENT213SENT214SENT215SENT216SENT2	GPI058	0, 4, 8, 12					I/O	General-Purpose Input Output 58
EMIF1_D2622EPWM8_A33SPIA_PICO5MCANC_RX7SENT19ESC_LED_LINK0_ACTIVE10SD2_D211FSIRXB_D013CC15SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD2_C215SD4_SA1SPM-2 Channel 2 Clock InputSPM-2 Channel 2 Clock InputSPIA_POCI5MCANC_TX7SPIA_POCISD2_C211SPIA_POCISC3_C211SPIA_POCISC3_C211SPIA_POCISC4_SD_2C211SPIA_POCISD2_C211SPIA_POCISD2_C211SPIA_POCISD2_C211SPIA_POCISD2_C211SPIA_POCISD2_C211SPIA_POCISD2_C211SPIA_POCISD2_C211SPIA_POCISD2_C313SD2_C314SD2_C31516	EPWM13 A	1					0	ePWM-13 Output A
EPWM8_A         3         SPIA_PICO         5           MCANC_RX         7         103         85         53         I/O         SPIA_Peripheral In, Controller Out (PICO)           SENT1         9         1         MCANC_RX         7         1         MCANC_Receive           SENT1         9         1         0         EtherCAT Link-0 Active         1           SD2_D2         11         -         -         1         SDFM-2 Channel 2 Data Input           FSIRXB_D0         13         -         -         -         1         SDFM-2 Channel 2 Data Input           ESC_TX0_DATA3         14         -         -         -         -         -           SD2_C2         15         -         -         SDFM-2 Channel 2 Clock Input         -           GPIO59         0, 4, 8, 12         -         -         SDFM-2 Channel 2 Clock Input         -           EPWM8_A         3         -         -         SDFM-2 Channel 2 Clock Input         -           GPIO59         0, 4, 8, 12         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -	EMIF1 D26	2					I/O	External memory interface 1 data line 26
SPIA_PICO         5         MCANC_RX         7         K16         103         85         53         1/O         SPIA Peripheral In, Controller Out (PICO)           SENT1         9         103         85         53         1         MCANC-Receive           SENT1         9         11         0         ENT Input Pin 1         0         EnterCAT Link-0 Active           SD2_D2         11         1         SDFM-2 Channel 2 Data Input         1         SDFM-2 Channel 2 Data Input           FSIRXB_D0         13         14         50         EtherCAT MII Transmit-0 Data-3         1           SD2_C2         15         1         SDFM-2 Channel 2 Clock Input         0         EtherCAT MII Transmit-0 Data-3           SD2_C2         15         1         SDFM-2 Channel 2 Clock Input         0           GPI059         0,4,8,12	EPWM8 A	3					0	ePWM-8 Output A
MCANC_RX7K161038553IMCAN-C ReceiveSENT19101010SENT Input Pin 1ESC_LED_LINK0_ACTIVE1011SDFM-2 Channel 2 Data InputSD2_D2111FSIRXB_D0131SDFM-2 Channel 2 Data InputESC_TX0_DATA3141FSIRX-B Primary Data Input0EtherCAT MII Transmit-0 Data-33D2_C2150EtherCAT MII Transmit-0 Data-3GPI0590, 4, 8, 121SDFM-2 Channel 2 Clock Input1EPWM5_A11SDFM-2 Channel 2 Clock Input5EPWM6_B3110External memory interface 1 data line 25EPWM6_B3110External memory interface 1 data line 25EPWM6_B31110SPI-A Peripheral Out, Controller In (POCI)MCANC_TX7110SENT Input Pin 2SENT291SENT4 Channel 2 Clock InputSD2_C21110SENT4 Channel 2 Clock InputSD2_C21111SDFM-2 Channel 2 Clock InputSD2_C21111SDFM-2 Channel 2 Clock InputSD2_C21113SENT2SD2_C2111SDFM-2 Channel 2 Clock InputSD2_C3151SDFM-2 Channel 2 Clock InputISDFM-2 Channel 2 Clock Input1SDFM-2 Channel 3 Clock InputSD2_C3151SDFM-2 Channel 3 Clock Input	SPIA_PICO	5					I/O	SPI-A Peripheral In, Controller Out (PICO)
SENT1         9         K16         103         85         53         1/0         SENT Input Pin 1           ESC_LED_LINK0_ACTIVE         10         1         50         EtherCAT Link-0 Active           SD2_D2         11         1         SDFM-2 Channel 2 Data Input           FSIRXB_D0         13         1         FSIRX-B Primary Data Input           ESC_TX0_DATA3         14         0         EtherCAT MII Transmit-0 Data-3           SD2_C2         15         1         SDFM-2 Channel 2 Clock Input           GPI059         0, 4, 8, 12         1         SDFM-2 Channel 2 Clock Input           EPWM5_A         1         1         SDFM-2 Channel 2 Clock Input           EPWM8_B         3         1         10         External memory interface 1 data line 25           SPIA_POCI         5         1         10/0         External memory interface 1 data line 25           MCANC_TX         7         16         10         SENT Input Pin 2           SD2_C2         11         104         86         54         0         RCAN-C Transmit           I/O         SENT Input Pin 2         0         EtherCAT Link-1 Active         0         EtherCAT Link-1 Active           SD2_C2         11         1	MCANC_RX	7					I	MCAN-C Receive
ESC_LED_LINK0_ACTIVE10IIIIEsterCAT Link-0 ActiveSD2_D2111SDFM-2 Channel 2 Data InputFSIRXB_D013141FSIRX-B Primary Data InputESC_TX0_DATA3140EtherCAT MII Transmit-0 Data-3SD2_C2151SDFM-2 Channel 2 Clock InputGPI0590, 4, 8, 12ISDFM-2 Channel 2 Clock InputEPWM5_A11FSIRXB_D0EPWM8_B31I/OSPIA_POCI50ePVW-8 Output BSPIA_POCI50MCAN-C TransmitMCANC_TX7316I/OSENT29114SD2_C21110SPIA_POCI13ESC_LED_LINK1_ACTIVESD2_C211SENTSD2_C211SIFM-2 Channel 2 Clock InputFSIRXB_D113ISD2_C315SDFM-2 Channel 3 Clock InputSD2 C315ISD2 C315	SENT1	9	K16	103	85	53	I/O	SENT Input Pin 1
SD2_D211111SDFM-2 Channel 2 Data InputFSIRXB_D0131FSIRX-B Primary Data InputESC_TX0_DATA3140EtherCAT MII Transmit-0 Data-3SD2_C2151SDFM-2 Channel 2 Clock InputGPI0590, 4, 8, 121SDFM-2 Channel 2 Clock InputEPWM5_A11SDFM-2 Channel 2 Clock InputEPWM8_B310External memory interface 1 data line 25EPWM8_B31048654SPIA_POCI5100SPI-A Peripheral Out, Controller In (POCI)MCANC_TX711610486SENT291048654SD2_C21110486SD2_C21110454FSIRXB_D1131414SD2_C315100SD2_C315100SD2_C31514SD2_C31514SD2_C31514SD2_C31515	ESC_LED_LINK0_ACTIVE	10					ο	EtherCAT Link-0 Active
FSRXB_D01313141FSIRX-B Primary Data InputESC_TX0_DATA3140EtherCAT MII Transmit-0 Data-3SD2_C2151SDFM-2 Channel 2 Clock InputGPI0590, 4, 8, 121SDFM-2 Channel 2 Clock InputEPWM5_A10ePWM-5 Output AEMIF1_D2521VOEPWM8_B3104VOSPIA_POCI50ePWM-8 Output BSPIA_POCI510486SENT291045ESC_LED_LINK1_ACTIVE10104SD2_C21113FSIRXB_D11344ESC_TX0_ENA1414SD2 C3155SD2 C31515	SD2_D2	11					I	SDFM-2 Channel 2 Data Input
ESC_TX0_DATA3140EtherCAT MII Transmit-0 Data-3SD2_C2151SDFM-2 Channel 2 Clock InputGPI0590, 4, 8, 121SDFM-2 Channel 2 Clock InputEPWM5_A1PWM-5 Output 59EPWM8_B31SPIA_POCI510MCANC_TX7J16SENT29114ESC_LED_LINK1_ACTIVE10SD2_C211FSIRXB_D113ESC_TX0_ENA14SD2 C315	FSIRXB_D0	13					I	FSIRX-B Primary Data Input
SD2_C215ISDFM-2 Channel 2 Clock InputGPI0590, 4, 8, 12	ESC_TX0_DATA3	14					ο	EtherCAT MII Transmit-0 Data-3
GPI0590, 4, 8, 12I/OGeneral-Purpose Input Output 59EPWM5_A10ePWM-5 Output AEMIF1_D25211/OExternal memory interface 1 data line 25EPWM8_B331/OExternal memory interface 1 data line 25SPIA_POCI50ePWM-8 Output BMCANC_TX71048654SENT2910540ESC_LED_LINK1_ACTIVE101110SD2_C2111314FSIRXB_D113141SD2 C315151	SD2_C2	15					I	SDFM-2 Channel 2 Clock Input
EPWM5_A1Image: PWM5_A1EMIF1_D2520ePWM-5 Output AEPWM8_B30ePWM-8 Output BSPIA_POCI510486MCANC_TX711486SENT2910454ESC_LED_LINK1_ACTIVE10114SIZ_C21113FSIRXB_D11314SD2_C31515	GPIO59	0, 4, 8, 12					I/O	General-Purpose Input Output 59
EMIF1_D2522104KExternal memory interface 1 data line 25EPWM8_B330ePWM-8 Output BSPIA_POCI510410514100MCANC_TX7710486540MCAN-C TransmitSENT2910454540MCAN-C TransmitESC_LED_LINK1_ACTIVE10105440EtherCAT Link-1 ActiveSD2_C211131414551FSIRXB_D11314161450FM-2 Channel 2 Clock InputSD2_C3151SDFM-2 Channel 3 Clock Input	EPWM5 A	1					0	ePWM-5 Output A
EPWM8_B33SPIA_POCI5MCANC_TX7SENT29ESC_LED_LINK1_ACTIVE10SD2_C211FSIRXB_D113ESC_TX0_ENA14SD2_C315	EMIF1 D25	2					I/O	External memory interface 1 data line 25
SPIA_POCI     5       MCANC_TX     7       SENT2     9       ESC_LED_LINK1_ACTIVE     10       SD2_C2     11       FSIRXB_D1     13       ESC_TX0_ENA     14       SD2_C3     15	EPWM8 B	3					0	ePWM-8 Output B
MCANC_TX     7     J16     104     86     54     0     MCAN-C Transmit       SENT2     9     104     86     54     0     MCAN-C Transmit       ESC_LED_LINK1_ACTIVE     10     10     10     10     10       SD2_C2     11     13     1     1     FSIRXB_D1     13       ESC_TX0_ENA     14     1     1     SDFM-2 Channel 2 Clock Input       SD2_C3     15     1     SDFM-2 Channel 3 Clock Input	SPIA POCI	5					I/O	SPI-A Peripheral Out, Controller In (POCI)
SENT29J161048654I/OSENT Input Pin 2ESC_LED_LINK1_ACTIVE10101414014SDFM-2 Channel 2 Clock InputSD2_C211131414141617FSIRX-B Optional Additional Data InputESC_TX0_ENA1415161617SDFM-2 Channel 3 Clock InputSD2_C3151617SDFM-2 Channel 3 Clock Input	MCANC TX	7					0	MCAN-C Transmit
ESC_LED_LINK1_ACTIVE10OEtherCAT Link-1 ActiveSD2_C211ISDFM-2 Channel 2 Clock InputFSIRXB_D113IFSIRX-B Optional Additional Data InputESC_TX0_ENA14I/OEtherCAT MII Transmit-0 EnableSD2 C315ISDFM-2 Channel 3 Clock Input	SENT2	9	J16	104	86	54	I/O	SENT Input Pin 2
SD2_C2     11     I     SDFM-2 Channel 2 Clock Input       FSIRXB_D1     13     I     FSIRX-B Optional Additional Data Input       ESC_TX0_ENA     14     I/O     EtherCAT MII Transmit-0 Enable       SD2_C3     15     I     SDFM-2 Channel 2 Clock Input	ESC LED LINK1 ACTIVE	10					0	EtherCAT Link-1 Active
FSIRXB_D1     13     I     FSIRX-B Optional Additional Data Input       ESC_TX0_ENA     14     I/O     EtherCAT MII Transmit-0 Enable       SD2 C3     15     I     SDFM-2 Channel 3 Clock Input	SD2 C2	11					I	SDFM-2 Channel 2 Clock Input
ESC_TX0_ENA     14     I/O     EtherCAT MII Transmit-0 Enable       SD2 C3     15     I     SDFM-2 Channel 3 Clock Input	FSIRXB D1	13					I	FSIRX-B Optional Additional Data Input
SD2 C3 15 I SDFM-2 Channel 3 Clock Input	ESC TX0 ENA	14					I/O	EtherCAT MII Transmit-0 Enable
	SD2 C3	15					I	SDFM-2 Channel 3 Clock Input

Table 5-1. Pin Attributes (continued)										
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
GPIO60	0, 4, 8, 12					I/O	General-Purpose Input Output 60			
EPWM3_B	1					0	ePWM-3 Output B			
EMIF1_D24	2					I/O	External memory interface 1 data line 24			
EMIF1_D0	3					I/O	External memory interface 1 data line 0			
SPIA_CLK	5					I/O	SPI-A Clock			
OUTPUTXBAR3	6	J15	106	88	56	0	Output X-BAR Output 3			
SENT3	9					I/O	SENT Input Pin 3			
ESC_LED_ERR	10					0				
ESC_LATCH0	11					I	EtherCAT LatchSignal Input 0			
FSIRXB_CLK	13					I	FSIRX-B Input Clock			
SD2_C4	15					I	SDFM-2 Channel 4 Clock Input			
GPIO61	0, 4, 8, 12					I/O	General-Purpose Input Output 61			
EPWM17_B	1					0	ePWM-17 Output B			
EMIF1_D23	2					I/O	External memory interface 1 data line 23			
EMIF1_D6	3					I/O	External memory interface 1 data line 6			
SPIA_PTE	5					I/O	SPI-A Peripheral Transmit Enable (PTE)			
MCANC_RX	7	J13	108	89	57	I	MCAN-C Receive			
OUTPUTXBAR4	9					0	Output X-BAR Output 4			
ESC_LED_RUN	10					0				
SD2_C3	11					I.	SDFM-2 Channel 3 Clock Input			
FSITXD_CLK	13					0	FSITX-D Output Clock			
ESC_LATCH1	14					I	EtherCAT LatchSignal Input 1			
GPIO62	0, 4, 8, 12					I/O	General-Purpose Input Output 62			
EPWM17_A	1					0	ePWM-17 Output A			
EMIF1_D22	2					I/O	External memory interface 1 data line 22			
EMIF1_D7	3					I/O	External memory interface 1 data line 7			
MCANC_RX	6					I	MCAN-C Receive			
MCANC_TX	7	H13	109	90	58	0	MCAN-C Transmit			
SENT4	9					I/O	SENT Input Pin 4			
ESC_LED_STATE_RUN	10					0				
SD2_D4	11					I	SDFM-2 Channel 4 Data Input			
FSITXD_D0	13					0	FSITX-D Primary Data Output			
ESC_MDIO_CLK	14					0	EtherCAT MDIO Clock			
GPIO63	0, 4, 8, 12					I/O	General-Purpose Input Output 63			
EPWM9_A	1					0	ePWM-9 Output A			
EMIF1 D21	2					I/O	External memory interface 1 data line 21			
EMIF1_RNW	3					0	External memory interface 1 read not write			
SPIB PICO	5					I/O	SPI-B Peripheral In, Controller Out (PICO)			
MCANC TX	6					0	MCAN-C Transmit			
SENT5	9	H14	110	91	59	I/O	SENT Input Pin 5			
ESC RX1 DATA0	10					I	EtherCAT MII Receive-1 Data-0			
SD1_D1	11					I	SDFM-1 Channel 1 Data Input			
FSITXD D1	13					0	FSITX-D Optional Additional Data Output			
ADCD EXTMUXSEL0	14					0	External ADC selection Mux output			
SD2_C4	15					I	SDFM-2 Channel 4 Clock Input			

**ADVANCE INFORMATION** 

Texas Instruments

www.ti.com



Table 3-1. Fill Allibules (collinueu)
---------------------------------------

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO64	0, 4, 8, 12					I/O	General-Purpose Input Output 64
EPWM9_B	1					0	ePWM-9 Output B
EMIF1_D20	2					I/O	External memory interface 1 data line 20
EMIF1_WAIT	3					Т	External memory interface 1 Asynchronous SRAM WAIT
SPIB_POCI	5					I/O	SPI-B Peripheral Out, Controller In (POCI)
MCANA_TX	6	H15	111	92	60	0	MCAN-A Transmit
UARTF_TX	7					I/O	UART-F Serial Data Transmit
SENT6	9					I/O	SENT Input Pin 6
ESC_RX1_DATA1	10					I	EtherCAT MII Receive-1 Data-1
SD1_C1	11					I	SDFM-1 Channel 1 Clock Input
FSITXD_CLK	13					0	FSITX-D Output Clock
ADCD_EXTMUXSEL1	14					0	External ADC selection Mux output
GPIO65	0, 4, 8, 12					I/O	General-Purpose Input Output 65
EPWM10_A	1					0	ePWM-10 Output A
EMIF1_D19	2					I/O	External memory interface 1 data line 19
EMIF1_WEn	3					0	External memory interface 1 write enable
SPIB_CLK	5					I/O	SPI-B Clock
MCANA_RX	6					I	MCAN-A Receive
UARTF_RX	7	H16	112	93	61	I/O	UART-F Serial Data Receive
ESC_RX1_DATA2	10					I	EtherCAT MII Receive-1 Data-2
SD1_D2	11					I	SDFM-1 Channel 2 Data Input
FSITXB_CLK	13					0	FSITX-B Output Clock
ADCD_EXTMUXSEL2	14					0	External ADC selection Mux output
ESC_GPI13	15					I.	EtherCAT General-Purpose Input 13
GPIO66	0, 4, 8, 12					I/O	General-Purpose Input Output 66
EPWM10_B	1					0	ePWM-10 Output B
EMIF1_D18	2					I/O	External memory interface 1 data line 18
EMIF1_OEn	3					0	External memory interface 1 output enable
SPIB_PTE	5					I/O	SPI-B Peripheral Transmit Enable (PTE)
I2CB_SDA	6	G13	113	94	62	I/OD	I2C-B Open-Drain Bidirectional Data
ESC_RX1_DATA3	10					I.	EtherCAT MII Receive-1 Data-3
SD1_C2	11					I.	SDFM-1 Channel 2 Clock Input
FSITXB_D1	13					0	FSITX-B Optional Additional Data Output
ADCD_EXTMUXSEL3	14					0	External ADC selection Mux output
ESC_GPI14	15					I	EtherCAT General-Purpose Input 14
GPIO67	0, 4, 8, 12					I/O	General-Purpose Input Output 67
EPWM17_A	1					0	ePWM-17 Output A
EMIF1_D17	2					I/O	External memory interface 1 data line 17
LINB_TX	5	B16	132			0	LIN-B Transmit
MCAND_TX	6					0	MCAN-D Transmit
SD1_D3	11					I	SDFM-1 Channel 3 Data Input
FSITXB_CLK	13					0	FSITX-B Output Clock

53

Table 5-1. Pin Attributes (continued)									
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION		
GPIO68	0, 4, 8, 12					I/O	General-Purpose Input Output 68		
EPWM17_B	1					0	ePWM-17 Output B		
EMIF1_D16	2					I/O	External memory interface 1 data line 16		
EMIF1_D4	3					I/O	External memory interface 1 data line 4		
LINB_RX	5					I	LIN-B Receive		
MCAND_RX	6	B15	133	109		I	MCAN-D Receive		
EMIF1_D13	7					I/O	External memory interface 1 data line 13		
ESC_PHY1_LINKSTATUS	10					I	EtherCAT PHY-1 Link Status		
SD1_C3	11					I	SDFM-1 Channel 3 Clock Input		
FSIRXB_D1	13					I	FSIRX-B Optional Additional Data Input		
ESC_GPI15	15					I	EtherCAT General-Purpose Input 15		
GPIO69	0, 4, 8, 12					I/O	General-Purpose Input Output 69		
EPWM11_A	1					0	ePWM-11 Output A		
EMIF1_D15	2					I/O	External memory interface 1 data line 15		
SPIC_PICO	5		124			I/O	SPI-C Peripheral In, Controller Out (PICO)		
I2CB_SCL	6	A15	134			I/OD	I2C-B Open-Drain Bidirectional Clock		
ESC_RX1_CLK	10					I	EtherCAT MII Receive-1 Clock		
SD1_D4	11					I	SDFM-1 Channel 4 Data Input		
FSITXB_D0	13					0	FSITX-B Primary Data Output		
GPIO70	0, 4, 8, 12					I/O	General-Purpose Input Output 70		
EPWM11_B	1					0	ePWM-11 Output B		
EMIF1_D14	2					I/O	External memory interface 1 data line 14		
SPIC_POCI	5					I/O	SPI-C Peripheral Out, Controller In (POCI)		
MCANC_RX	6	011	135	110	70	I	MCAN-C Receive		
UARTB_TX	7	C14			76	I/O	UART-B Serial Data Transmit		
ESC_RX1_DV	10					I	EtherCAT MII Receive-1 Data Valid		
SD1_C4	11					I	SDFM-1 Channel 4 Clock Input		
FSIRXB_D0	13					I	FSIRX-B Primary Data Input		
ESC_GPI16	15					I	EtherCAT General-Purpose Input 16		
GPIO71	0, 4, 8, 12					I/O	General-Purpose Input Output 71		
EPWM12_A	1					0	ePWM-12 Output A		
EPWM11_A	2					0	ePWM-11 Output A		
EMIF1_D5	3					I/O	External memory interface 1 data line 5		
SPIC_CLK	5					I/O	SPI-C Clock		
MCANC_TX	6					0	MCAN-C Transmit		
UARTB_RX	7	B14	136	111	77	I/O	UART-B Serial Data Receive		
EMIF1_D13	9					I/O	External memory interface 1 data line 13		
ESC_RX1_ERR	10					I	EtherCAT MII Receive-1 Error		
SD3_D1	11					I	SDFM-3 Channel 1 Data Input		
FSITXC_CLK	13					0	FSITX-C Output Clock		
FSITXB_D0	14					0	FSITX-B Primary Data Output		

**ADVANCE INFORMATION** 

Texas Instruments

www.ti.com



### Table 5-1. Pin Attributes (continued)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION
GPIO72	0, 4, 8, 12					I/O	General-Purpose Input Output 72
EPWM12_B	1					0	ePWM-12 Output B
EMIF1_D12	2					I/O	External memory interface 1 data line 12
SPIC_PTE	5					I/O	SPI-C Peripheral Transmit Enable (PTE)
MCANB_RX	6					I	MCAN-B Receive
UARTA_TX	7	A14	139	114	80	I/O	UART-A Serial Data Transmit
OUTPUTXBAR8	9					0	Output X-BAR Output 8
ESC_TX1_DATA3	10					0	EtherCAT MII Transmit-1 Data-3
SD3_D2	11					I	SDFM-3 Channel 2 Data Input
FSITXC_D0	13					0	FSITX-C Primary Data Output
SD3_C1	14					I.	SDFM-3 Channel 1 Clock Input
GPIO73	0, 4, 8, 12					I/O	General-Purpose Input Output 73
EPWM5_B	1					0	ePWM-5 Output B
EMIF1_D11	2					I/O	External memory interface 1 data line 11
XCLKOUT	3					ο	External Clock Output. This pin outputs a divided- down version of a chosen clock signal from within the device.
MCANB TX	6	<b>F</b> 40	1.10			0	MCAN-B Transmit
UARTA RX	7	E13	140			I/O	UART-A Serial Data Receive
OUTPUTXBAR6	9					0	Output X-BAR Output 6
ESC TX1 DATA2	10					0	EtherCAT MII Transmit-1 Data-2
 SD4 D4	11					I	SDFM-4 Channel 4 Data Input
FSITXC CLK	13					0	FSITX-C Output Clock
SD2 D2	14					I	SDFM-2 Channel 2 Data Input
 GPI074	0, 4, 8, 12					I/O	General-Purpose Input Output 74
EPWM8 A	1					0	ePWM-8 Output A
EMIF1 D10	2					I/O	External memory interface 1 data line 10
MCANC TX	6					0	MCAN-C Transmit
ESC TX1 DATA1	10	D13	141			0	EtherCAT MII Transmit-1 Data-1
SD1 D4	11					I	SDFM-1 Channel 4 Data Input
FSITXA D0	13					0	FSITX-A Primary Data Output
SD2 C2	14					I	SDFM-2 Channel 2 Clock Input
GPI075	0, 4, 8, 12					I/O	General-Purpose Input Output 75
EPWM8 B	1					0	ePWM-8 Output B
EMIF1 D9	2					I/O	External memory interface 1 data line 9
SPID_CLK	5					I/O	SPI-D Clock
MCANC_RX	6	C13	142			I	MCAN-C Receive
OUTPUTXBAR16	9					0	Output X-BAR Output 16
ESC_TX1_DATA0	10					0	EtherCAT MII Transmit-1 Data-0
SD2_D3	14					I	SDFM-2 Channel 3 Data Input
GPI076	0, 4, 8, 12					I/O	General-Purpose Input Output 76
EPWM9_A	1					0	ePWM-9 Output A
EMIF1_D8	2					I/O	External memory interface 1 data line 8
UARTD_TX	5					I/O	UART-D Serial Data Transmit
MCANE_TX	7					0	MCAN-E Transmit
SD4_D4	9	B13	143	115		I	SDFM-4 Channel 4 Data Input
ESC_PHY_RESETn	10					0	EtherCAT PHY Active Low Reset
SD3_C1	11					I	SDFM-3 Channel 1 Clock Input
FSIRXC_D0	13					I	FSIRX-C Primary Data Input
SD2_C3	14					I	SDFM-2 Channel 3 Clock Input
ESC_GPI17	15					I	EtherCAT General-Purpose Input 17

Table 5-1. Pin Attributes (continued)									
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION		
GPIO77	0, 4, 8, 12					I/O	General-Purpose Input Output 77		
EPWM9_B	1					0	ePWM-9 Output B		
EMIF1_D7	2					I/O	External memory interface 1 data line 7		
UARTD_RX	5					I/O	UART-D Serial Data Receive		
MCANE_RX	7	Δ13	144	116		I	MCAN-E Receive		
SD1_D4	9		144			I	SDFM-1 Channel 4 Data Input		
ESC_RX0_CLK	10					I	EtherCAT MII Receive-0 Clock		
SD3_D1	11					I	SDFM-3 Channel 1 Data Input		
FSITXB_D0	13					0	FSITX-B Primary Data Output		
SD2_D4	14					I	SDFM-2 Channel 4 Data Input		
GPIO78	0, 4, 8, 12					I/O	General-Purpose Input Output 78		
EPWM10_A	1					0	ePWM-10 Output A		
EMIF1_D6	2					I/O	External memory interface 1 data line 6		
EPWM11_A	3					0	ePWM-11 Output A		
MCANF_TX	7					0	MCAN-F Transmit		
SD4_D4	9	D12	145	117		I	SDFM-4 Channel 4 Data Input		
ESC_RX0_DV	10					I	EtherCAT MII Receive-0 Data Valid		
SD3_C2	11					I	SDFM-3 Channel 2 Clock Input		
FSITXC_D1	13					0	FSITX-C Optional Additional Data Output		
SD2_C4	14					I	SDFM-2 Channel 4 Clock Input		
ESC_GPI18	15					I	EtherCAT General-Purpose Input 18		
GPIO79	0, 4, 8, 12					I/O	General-Purpose Input Output 79		
EPWM10_B	1					0	ePWM-10 Output B		
EMIF1_D5	2					I/O	External memory interface 1 data line 5		
ERRORSTS	5	C12	146			о	Error Status Output. This signal requires an external pulldown.		
ESC_RX0_ERR	10					I	EtherCAT MII Receive-0 Error		
SD3_D2	11					I	SDFM-3 Channel 2 Data Input		
FSITXC_D0	13					0	FSITX-C Primary Data Output		
SD2_D1	14					I	SDFM-2 Channel 1 Data Input		
GPIO80	0, 4, 8, 12					I/O	General-Purpose Input Output 80		
EPWM11_A	1					0	ePWM-11 Output A		
EMIF1_D4	2					I/O	External memory interface 1 data line 4		
ERRORSTS	5	B12				о	Error Status Output. This signal requires an external pulldown.		
SD1_D4	9					I	SDFM-1 Channel 4 Data Input		
ESC_RX0_DATA0	10					I	EtherCAT MII Receive-0 Data-0		
SD3_C3	11					I	SDFM-3 Channel 3 Clock Input		
SD2_C1	14					I	SDFM-2 Channel 1 Clock Input		
GPIO81	0, 4, 8, 12					I/O	General-Purpose Input Output 81		
EPWM11_B	1					0	ePWM-11 Output B		
EMIF1_D3	2	A12				I/O	External memory interface 1 data line 3		
ESC_RX0_DATA1	10					I	EtherCAT MII Receive-0 Data-1		
SD3_D3	11					I	SDFM-3 Channel 3 Data Input		
GPIO82	0, 4, 8, 12					I/O	General-Purpose Input Output 82		
EPWM12_A	1					0	ePWM-12 Output A		
EMIF1_D2	2	D10				I/O	External memory interface 1 data line 2		
ESC_RX0_DATA2	10					I	EtherCAT MII Receive-0 Data-2		
SD3 C2	11					I	SDFM-3 Channel 2 Clock Input		



Table	5-1.	Pin	Attributes	(continued)
TUNIC	• • •		Allibulos	(continued)

SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION		
GPIO83	0, 4, 8, 12					I/O	General-Purpose Input Output 83		
EPWM12_B	1					0	ePWM-12 Output B		
EMIF1_D1	2	A11				I/O	External memory interface 1 data line 1		
ESC_RX0_DATA3	10					I	EtherCAT MII Receive-0 Data-3		
SD3_D2	11					I	SDFM-3 Channel 2 Data Input		
GPIO84	0, 4, 8, 12					I/O	General-Purpose Input Output 84		
EPWM12_B	1					0	ePWM-12 Output B		
EMIF1_D1	2					I/O	External memory interface 1 data line 1		
EMIF1_CS4n	3					0	External memory interface 1 chip select 4		
SPIC PICO	5					I/O	SPI-C Peripheral In, Controller Out (PICO)		
UARTA TX	6					I/O	UART-A Serial Data Transmit		
MCANF RX	7	D11	148	119	81	I	MCAN-F Receive		
ESC TX0 ENA	10					I/O	EtherCAT MII Transmit-0 Enable		
SD3 C2	11					1	SDFM-3 Channel 2 Clock Input		
FSITXC D1	13					0	FSITX-C Optional Additional Data Output		
ESC BX0 DATA3	14					-	EtherCAT MII Receive-0 Data-3		
ESC GP024	15					0	EtherCAT General-Purpose Output 24		
GPI085	0 4 8 12					U()	General-Purpose Input Output 85		
	1					0	ePWM-13 Output A		
	2					1/0	External memory interface 1 data line 0		
	6					1/0			
	0	B11				1/0	External mamony interface 1 Input/output mode for		
EMIF1_DQM2	9					0	byte 2		
ESC_TX0_CLK	10					I	EtherCAT MII Transmit-0 Clock		
SD3_D3	11					I	SDFM-3 Channel 3 Data Input		
GPIO86	0, 4, 8, 12					I/O	General-Purpose Input Output 86		
EPWM13_B	1					0	ePWM-13 Output B		
EMIF1_A13	2					0	External memory interface 1 address line 13		
EMIF1_CAS	3	C11				0	External memory interface 1 column address strobe		
UARTD_TX	6					I/O	UART-D Serial Data Transmit		
ESC_PHY0_LINKSTATUS	10					I	EtherCAT PHY-0 Link Status		
SD3_C3	11					I	SDFM-3 Channel 3 Clock Input		
GPIO87	0, 4, 8, 12					I/O	General-Purpose Input Output 87		
EPWM14_A	1					0	ePWM-14 Output A		
EMIF1_A14	2					0	External memory interface 1 address line 14		
EMIF1_RAS	3					0	External memory interface 1 row address strobe		
UARTD_RX	6	C10				I/O	UART-D Serial Data Receive		
EMIF1_DQM3	9					0	External memory interface 1 Input/output mask for byte 3		
ESC_TX0_DATA0	10					0	EtherCAT MII Transmit-0 Data-0		
SD3_D4	11					I	SDFM-3 Channel 4 Data Input		
GPIO88	0, 4, 8, 12					I/O	General-Purpose Input Output 88		
EPWM14_B	1					0	ePWM-14 Output B		
EMIF1_A15	2					0	External memory interface 1 address line 15		
EMIF1_DQM0	3	C3				о	External memory interface 1 Input/output mask for byte 0		
EMIF1_DQM1	9					0	External memory interface 1 Input/output mask for		
ESC TX0 DATA1	10					0	EtherCAT MII Transmit-0 Data-1		
SD3_C4	11					I	SDFM-3 Channel 4 Clock Input		

Table 5-1. Pin Attributes (continued)										
SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
GPIO89	0, 4, 8, 12					I/O	General-Purpose Input Output 89			
EPWM15_A	1					0	ePWM-15 Output A			
EMIF1_A16	2					0	External memory interface 1 address line 16			
EMIF1_DQM1	3					ο	External memory interface 1 Input/output mask for byte 1			
SPID_PTE	5	D4				I/O	SPI-D Peripheral Transmit Enable (PTE)			
EMIF1_CAS	9					0	External memory interface 1 column address strobe			
ESC_TX0_DATA2	10					0	EtherCAT MII Transmit-0 Data-2			
SD1_D3	11					I.	SDFM-1 Channel 3 Data Input			
SD4_D1	14					I	SDFM-4 Channel 1 Data Input			
GPIO90	0, 4, 8, 12					I/O	General-Purpose Input Output 90			
EPWM15 B	1					0	ePWM-15 Output B			
EMIF1 A17	2					ο	External memory interface 1 address line 17			
EMIF1 DQM2	3					0	External memory interface 1 Input/output mask for			
		D3								
SPID_CLK	5					1/0	SPI-D Clock			
EMIF1_RAS	9					0	External memory interface 1 row address strobe			
ESC_TX0_DATA3	10					0	EtherCAT MII Transmit-0 Data-3			
SD1_C3	11					I	SDFM-1 Channel 3 Clock Input			
SD4_C1	14					I	SDFM-4 Channel 1 Clock Input			
GPIO91	0, 4, 8, 12					I/O	General-Purpose Input Output 91			
EPWM16_A	1					0	ePWM-16 Output A			
EMIF1_A18	2					0	External memory interface 1 address line 18			
EMIF1_DQM3	3					0	External memory interface 1 Input/output mask for byte 3			
SPID_PICO	5	<b>D</b> 0				I/O	SPI-D Peripheral In, Controller Out (PICO)			
I2CA_SDA	6	DZ				I/OD	I2C-A Open-Drain Bidirectional Data			
MCAND_TX	7					0	MCAN-D Transmit			
EMIF1_DQM2	9					ο	External memory interface 1 Input/output mask for byte 2			
SD4_D2	11					I	SDFM-4 Channel 2 Data Input			
OUTPUTXBAR9	14					0	Output X-BAR Output 9			
GPIO92	0, 4, 8, 12					I/O	General-Purpose Input Output 92			
EPWM16 B	1					0	ePWM-16 Output B			
EMIF1 A19	2					0	External memory interface 1 address line 19			
EMIF1 BA1	3					ο	External memory interface 1 bank address 1			
SPID POCI	5					I/O	SPI-D Peripheral Out, Controller In (POCI)			
I2CA SCL	6	50				I/OD	I2C-A Open-Drain Bidirectional Clock			
MCAND_RX	7	E2				I	MCAN-D Receive			
EMIF1_DQM0	9					ο	External memory interface 1 Input/output mask for byte 0			
FSIRXD_CLK	10					I	FSIRX-D Input Clock			
SD4_C2	11					I	SDFM-4 Channel 2 Clock Input			
OUTPUTXBAR10	14					0	Output X-BAR Output 10			
GPIO93	0, 4, 8, 12					I/O	General-Purpose Input Output 93			
EPWM17_A	1					0	ePWM-17 Output A			
EMIF1_BA0	3					0	External memory interface 1 bank address 0			
SPID CLK	5	E3				I/O	SPI-D Clock			
ESC TX1 CLK	10					I	EtherCAT MII Transmit-1 Clock			
SD4 D3	11					I	SDFM-4 Channel 3 Data Input			
OUTPUTXBAR11	14					о	Output X-BAR Output 11			

58





SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION		
GPIO94	0, 4, 8, 12					I/O	General-Purpose Input Output 94		
EPWM17_B	1					0	ePWM-17 Output B		
SPID_PTE	5					I/O	SPI-D Peripheral Transmit Enable (PTE)		
EMIF1_BA1	9	E4				0	External memory interface 1 bank address 1		
ESC TX1 ENA	10					I/O	EtherCAT MII Transmit-1 Enable		
 SD4 C3	11					I	SDFM-4 Channel 3 Clock Input		
OUTPUTXBAR12	14					0	Output X-BAR Output 12		
GPIO95	0, 4, 8, 12					I/O	General-Purpose Input Output 95		
FPWM18 A	1					0	ePWM-18 Output A		
ESC GP010	10	E5				0	EtherCAT General-Purpose Output 10		
SD1 D1	11	20					SDEM-1 Channel 1 Data Input		
	11					0			
CDIOOS	14					0			
	0, 4, 0, 12					1/0	Ceneral-Purpose input Output 96		
	1	50				0			
ESC_GP011	10	⊢3				0	EtherCAT General-Purpose Output 11		
SD1_C1	11					1	SDFM-1 Channel 1 Clock Input		
OUTPUTXBAR14	14					0	Output X-BAR Output 14		
GPIO97	0, 4, 8, 12					I/O	General-Purpose Input Output 97		
ESC_GPI17	10	F4				I	EtherCAT General-Purpose Input 17		
SD1_D2	11					I	SDFM-1 Channel 2 Data Input		
OUTPUTXBAR15	14					0	Output X-BAR Output 15		
GPIO98	0, 4, 8, 12					I/O	General-Purpose Input Output 98		
ESC_GPI18	10	<b>E</b> 5				I	EtherCAT General-Purpose Input 18		
SD1_C2	11	15				I	SDFM-1 Channel 2 Clock Input		
OUTPUTXBAR16	14					0	Output X-BAR Output 16		
GPIO99	0, 4, 8, 12					I/O	General-Purpose Input Output 99		
EPWM8_A	1					0	ePWM-8 Output A		
EMIF1_DQM3	2	G5				о	External memory interface 1 Input/output mask for byte 3		
EMIF1 D17	3					I/O	External memory interface 1 data line 17		
ESC GPI21	10					I	EtherCAT General-Purpose Input 21		
SD4 D4	11					I	SDFM-4 Channel 4 Data Input		
 GPI0100	0. 4. 8. 12					I/O	General-Purpose Input Output 100		
FPWM9 A	1					0	ePWM-9 Output A		
EMIE1 BA1	2					0	External memory interface 1 bank address 1		
EMIE1 D24	3					1/0	External memory interface 1 data line 24		
SPIC PICO	5					1/0	SPLC Peripheral In Controller Out (PICO)		
	6	B/				1/0	SPLA Peripheral In Controller Out (PICO)		
	0	04				1/0	SDEM 1 Channel 1 Data Input		
	10								
	10								
	11						SDFM-4 Channel 4 Clock Input		
	13					0			
	14					1	FSIRX-D Optional Additional Data Input		
GPIO101	0, 4, 8, 12					I/O	General-Purpose Input Output 101		
EPWM18_A	1					0	PWM-18 Output A		
EMIF1_A5	2	B5				0	External memory interface 1 address line 5		
SPIC_POCI	5					I/O	SPI-C Peripheral Out, Controller In (POCI)		
ESC_GPI1	10					I	EtherCAT General-Purpose Input 1		
FSITXA_D1	13					0	FSITX-A Optional Additional Data Output		



Texas

INSTRUMENTS

www.ti.com



SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION			
GPIO221	0, 4, 8, 12					I/O	General-Purpose Input Output 221			
EPWM6_B	1					0	ePWM-6 Output B			
EMIF1_CAS	3					0	External memory interface 1 column address strobe			
SPID_PTE	5					I/O	SPI-D Peripheral Transmit Enable (PTE)			
MCANC_RX	6	<b>F10</b>	101	100		I	MCAN-C Receive			
OUTPUTXBAR3	9	F16	121	121 100 68		0	Output X-BAR Output 3			
SD3_C3	11					I	SDFM-3 Channel 3 Clock Input			
ESC_GPI10	13					I	EtherCAT General-Purpose Input 10			
ESC_GPO29	15					0	EtherCAT General-Purpose Output 29			
X2	ALT					I/O	Crystal oscillator output.			
GPIO222	0, 4, 8, 12					I/O	General-Purpose Input Output 222			
ТDI	1					I	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.			
EPWM7_A	2					0	ePWM-7 Output A			
SPID_PICO	5					I/O	SPI-D Peripheral In, Controller Out (PICO)			
UARTB_TX	6	т14	77	64	42	I/O	UART-B Serial Data Transmit			
I2CB_SCL	7			04		I/OD	I2C-B Open-Drain Bidirectional Clock			
OUTPUTXBAR4	9					0	Output X-BAR Output 4			
SPIC_CLK	10					I/O	SPI-C Clock			
SD3_D4	11					I	SDFM-3 Channel 4 Data Input			
ESC_GPI11	13					I	EtherCAT General-Purpose Input 11			
ESC_GPO30	15					ο	EtherCAT General-Purpose Output 30			
GPIO223	0, 4, 8, 12					I/O	General-Purpose Input Output 223			
TDO	1					о	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK.			
EPWM7_B	2					0	ePWM-7 Output B			
SPID_CLK	5					I/O	SPI-D Clock			
UARTB_RX	6	R14	78	65	43	I/O	UART-B Serial Data Receive			
I2CB_SDA	7		10	00		I/OD	I2C-B Open-Drain Bidirectional Data			
OUTPUTXBAR5	9					0	Output X-BAR Output 5			
SPIC_PTE	10					I/O	SPI-C Peripheral Transmit Enable (PTE)			
SD3_C4	11					I	SDFM-3 Channel 4 Clock Input			
ESC_GPI12	13					I	EtherCAT General-Purpose Input 12			
ESC_GPO31	15					0	EtherCAT General-Purpose Output 31			
			TEST, JT	AG, AND	RESET	I				
FLT3		M12				I/O	Flash test pin 3. Reserved for TI. Must be left unconnected.			
тск		R15	83	70	48	I	JTAG test clock with internal pullup.			
TMS		T15	82	69	47	I/O	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. This device does not have a TRSTn pin. An external pullup resistor (recommended 2.2 k $\Omega$ ) on the TMS pin to VDDIO should be placed on the board to keep JTAG in reset during normal operation.			
VREGENZ					65	I	Internal voltage regulator enable with internal pullup. Tie low to VSS to enable internal VREG. Tie high to VDDIO to use an external supply.			

XRSn	F14	124	103	71	I/OD	Device Reset (in) and Watchdog Reset (out). During a power-on condition, this pin is driven low by the device. An external circuit may also drive this pin to assert a device reset. This pin is also driven low by the MCU when a watchdog reset occurs. During watchdog reset, the XRSn pin is driven low for the watchdog reset duration of 512 OSCCLK cycles. A resistor between 2.2 k $\Omega$ and 10 k $\Omega$ should be placed between XRSn and VDDIO. If a capacitor is placed between XRSn and VDS for noise filtering, it should be 100 nF or smaller. These values will allow the watchdog to properly drive the XRSn pin to VOL within 512 OSCCLK cycles when the watchdog reset is asserted. This pin is an open-drain output with an internal pullup. If this pin is driven by an external device, it should be done using an open-drain device.
		POWE	R AND G	ROUND		
VDD	E8, E E12 F6, F12 G6, L11 L12	9, 8, 11, 80, 84, 105, 119, 137, 153, 169	6, 8, 67, 71, 87, 98, 112, 123, 137	5, 6, 45, 49, 55, 66, 78, 95		1.2-V Digital Logic Power Pins. TI recommends placing a decoupling capacitor near each VDD pin with a minimum total capacitance of approximately 20 $\mu$ F. The exact value of the decoupling capacitance should be determined by your system voltage regulation solution.
VDDA	K6, L	6 27, 62	19, 54	14, 37		3.3-V Analog Power Pins. Place a minimum 2.2-μF decoupling capacitor to VSSA on each pin. Connect this pin to 3.3-V supply.
VDIO	E6, E E10 E11 F15 G12 H6, H12 J6, J12 K12 L8, L L10 L13 M10 M11	7, 3, 12, 79, 81, 88, 98, 101, 107, 107, 120, 127, 9, 138, 147, 152, 168, 169, 169, 170, 17	3, 9, 66, 68, 72, 81, 83, 95, 99, 106, 113, 118, 122, 136	3, 7, 44, 46, 52, 63, 67, 73, 79		3.3-V Digital I/O Power Pins. Place a minimum 0.1-µF decoupling capacitor on each pin. Connect this pin to 3.3-V supply.
VSS	A1, A16 F7, F F9, F10 F11 G7, G8, G9, G10 G11 H7, H H9, H10 H11 J7, J J9, J10 J11 K8, K	, 8, 8, 8, PAD , 3,	PAD	PAD		Digital Ground

# Table 5-1. Pin Attributes (continued)

176 PTS 144 RFS 100 PZS PIN TYPE

256 ZEX

MUX POSITION

SIGNAL NAME

**ADVANCE INFORMATION** 

VSSA

20, 53

15, 36

Analog Ground

K10, K11, T16 K7, L7,

Ť1

28, 61

DESCRIPTION



SIGNAL NAME	MUX POSITION	256 ZEX	176 PTS	144 RFS	100 PZS	PIN TYPE	DESCRIPTION				
VSSOSC		E15	122	101	69		Crystal oscillator (X1 and X2) ground pin. When using an external crystal, do not connect this pin to the board ground. Instead, connect it to the ground reference of the external crystal oscillator circuit. Connect this pin to board ground.				

# Table 5-1. Pin Attributes (continued)



# 5.3 Signal Descriptions

# 5.3.1 Analog Signals

SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
A0	I	ADC-A Input 0		R1	44	36	25
A1	I	ADC-A Input 1		P1	43	35	24
A2	I	ADC-A Input 2		M1	36	28	
A3	I	ADC-A Input 3		M2	35	27	
A4	I	ADC-A Input 4		L2	32	24	
A5	I	ADC-A Input 5		L1	31	23	
A6	I	ADC-A Input 6	224	L5	26	18	13
A7	Ι	ADC-A Input 7	225	K5	25	17	12
A8	I	ADC-A Input 8	226	H4	22	16	
A9	I	ADC-A Input 9	227	H3	21		
A10	I	ADC-A Input 10	228	G3	18		
A11	I	ADC-A Input 11	229	G4	17		
A12	I	ADC-A Input 12		K2			
A13	I	ADC-A Input 13		K1			
A14	I	ADC-A Input 14		M3	40	32	21
A15	I	ADC-A Input 15		M4	39	31	20
A24	I	ADC-A Input 24		P3	49	41	30
A25	I	ADC-A Input 25		P4	50	42	31
A26	I	ADC-A Input 26		T5	59	51	
A27	I	ADC-A Input 27		Т6	60	52	
A28	I	ADC-A Input 28	246	P11	67	56	38
A29	I	ADC-A Input 29	247	R11	68	57	39
A30	I	ADC-A Input 30	248	P13	73	62	
A31	I	ADC-A Input 31	249	N13	74	63	
AIO160	I	Analog Pin Used For Digital Input 160		R1	44	36	25
AIO161	I	Analog Pin Used For Digital Input 161		P1	43	35	24
AIO162	I	Analog Pin Used For Digital Input 162		M1	36	28	
AIO163	I	Analog Pin Used For Digital Input 163		M2	35	27	
AIO164	I	Analog Pin Used For Digital Input 164		L2	32	24	
AIO165	I	Analog Pin Used For Digital Input 165		L1	31	23	
AIO166	I	Analog Pin Used For Digital Input 166		K2			
AIO167	I	Analog Pin Used For Digital Input 167		K1			
AIO168	I	Analog Pin Used For Digital Input 168		M3	40	32	21
AIO169	I	Analog Pin Used For Digital Input 169		M4	39	31	20
AIO170	I	Analog Pin Used For Digital Input 170		P2	42	34	23
AIO171	I	Analog Pin Used For Digital Input 171		N3	41	33	22
AIO172	I	Analog Pin Used For Digital Input 172		L4	34	26	17
AIO173	I	Analog Pin Used For Digital Input 173		L3	33	25	16
AIO174	I	Analog Pin Used For Digital Input 174		K4	30	22	
AIO175	I	Analog Pin Used For Digital Input 175		K3	29	21	
AIO176	Ι	Analog Pin Used For Digital Input 176		J2			
AIO177	I	Analog Pin Used For Digital Input 177		J1			

# Table 5-2. Analog Signals

64 Submit Document Feedback



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
AIO178	I	Analog Pin Used For Digital Input 178		J4			
AIO179	I	Analog Pin Used For Digital Input 179		J3			
AIO180	I	Analog Pin Used For Digital Input 180		R2	45	37	26
AIO181	I	Analog Pin Used For Digital Input 181		T2	46	38	27
AIO182	I	Analog Pin Used For Digital Input 182		N4	51	43	
AIO183	I	Analog Pin Used For Digital Input 183		M5	52	44	
AIO184	I	Analog Pin Used For Digital Input 184		P5	55	47	
AIO185	I	Analog Pin Used For Digital Input 185		N5	56	48	
AIO186	I	Analog Pin Used For Digital Input 186		N8			
AIO187	I	Analog Pin Used For Digital Input 187		P8			
AIO188	I	Analog Pin Used For Digital Input 188		R8			
AIO189	I	Analog Pin Used For Digital Input 189		Т8			
AIO190	I	Analog Pin Used For Digital Input 190		N7			
AIO191	I	Analog Pin Used For Digital Input 191		P7			
AIO192	I	Analog Pin Used For Digital Input 192		R3	47	39	28
AIO193	I	Analog Pin Used For Digital Input 193		Т3	48	40	29
AIO194	I	Analog Pin Used For Digital Input 194		R5	57	49	34
AIO195	I	Analog Pin Used For Digital Input 195		R6	58	50	35
AIO196	I	Analog Pin Used For Digital Input 196		N6			
AIO197	I	Analog Pin Used For Digital Input 197		P6			
AIO198	I	Analog Pin Used For Digital Input 198		M7			
AIO199	I	Analog Pin Used For Digital Input 199		M6			
AIO200	I	Analog Pin Used For Digital Input 200		R7			
AIO201	I	Analog Pin Used For Digital Input 201		T7			
AIO202	I	Analog Pin Used For Digital Input 202		P3	49	41	30
AIO203	I	Analog Pin Used For Digital Input 203		P4	50	42	31
AIO204	I	Analog Pin Used For Digital Input 204		T5	59	51	
AIO205	I	Analog Pin Used For Digital Input 205		Т6	60	52	
AIO206	I	Analog Pin Used For Digital Input 206		T10			
AIO207	I	Analog Pin Used For Digital Input 207		Т9			
AIO208	I	Analog Pin Used For Digital Input 208		R10			
AIO209	I	Analog Pin Used For Digital Input 209		R9			
AIO210	I	Analog Pin Used For Digital Input 210		P9			
AIO211	I	Analog Pin Used For Digital Input 211		N9			
AIO212	I	Analog Pin Used For Digital Input 212		P10			
AIO213	I	Analog Pin Used For Digital Input 213		T11			
B0	I	ADC-B Input 0		P2	42	34	23
B1	I	ADC-B Input 1		N3	41	33	22
B2	I	ADC-B Input 2		L4	34	26	17
B3	I	ADC-B Input 3		L3	33	25	16
B4	I	ADC-B Input 4		K4	30	22	
B5	I	ADC-B Input 5		К3	29	21	
B6	I	ADC-B Input 6	230	J5	24		
B7	I	ADC-B Input 7	231	H5	23		



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
B8	I	ADC-B Input 8	232	H2	20	15	11
B9	I	ADC-B Input 9	233	H1	19	14	10
B10	I	ADC-B Input 10	234	G2	16	13	
B11	I	ADC-B Input 11	235	G1	15	12	
B12	I	ADC-B Input 12		J2			
B13	I	ADC-B Input 13		J1			
B14	I	ADC-B Input 14		M3	40	32	21
B15	I	ADC-B Input 15		M4	39	31	20
B16	I	ADC-B Input 16		J4			
B17	I	ADC-B Input 17		J3			
B24	I	ADC-B Input 24		R3	47	39	28
B25	I	ADC-B Input 25		Т3	48	40	29
B26	I	ADC-B Input 26		R5	57	49	34
B27	I	ADC-B Input 27		R6	58	50	35
B28	I	ADC-B Input 28	240	N10	65		
B29	I	ADC-B Input 29	241	N11	66	55	
B30	I	ADC-B Input 30	242	T12	71	60	
B31	I	ADC-B Input 31	243	R12	72	61	
C0	I	ADC-C Input 0		R2	45	37	26
C1	I	ADC-C Input 1		T2	46	38	27
C2	I	ADC-C Input 2		N4	51	43	
C3	I	ADC-C Input 3		M5	52	44	
C4	I	ADC-C Input 4		P5	55	47	
C5	I	ADC-C Input 5		N5	56	48	
C6	I	ADC-C Input 6	236	M8	63		
C7	I	ADC-C Input 7	237	M9	64		
C8	I	ADC-C Input 8	238	N12	69	58	40
C9	I	ADC-C Input 9	239	P12	70	59	41
C10	I	ADC-C Input 10		N8			
C11	I	ADC-C Input 11		P8			
C12	I	ADC-C Input 12		R8			
C13	I	ADC-C Input 13		Т8			
C14	I	ADC-C Input 14		M3	40	32	21
C15	I	ADC-C Input 15		M4	39	31	20
C16	I	ADC-C Input 16		N7			
C17	I	ADC-C Input 17		P7			
C24	I	ADC-C Input 24		R1	44	36	25
C25	I	ADC-C Input 25		P1	43	35	24
C26	I	ADC-C Input 26		P2	42	34	23
C27	I	ADC-C Input 27		N3	41	33	22
C28	I	ADC-C Input 28	244	R13	75		
C29	I	ADC-C Input 29	245	T13	76		
C30	I	ADC-C Input 30		T10			
C31	I	ADC-C Input 31		Т9			



Table 5-2. Analog Signals (continued)									
SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS		
CMP1_HN0	I	CMPSS-1 High Comparator Negative Input 0		L1	31	23			
CMP1_HN1	I	CMPSS-1 High Comparator Negative Input 1		M2	35	27			
CMP1_HP0	I	CMPSS-1 High Comparator Positive Input 0		L2	32	24			
CMP1_HP1	I	CMPSS-1 High Comparator Positive Input 1		M1	36	28			
CMP1_HP2	I	CMPSS-1 High Comparator Positive Input 2		M2	35	27			
CMP1_HP3	I	CMPSS-1 High Comparator Positive Input 3		L3	33	25	16		
CMP1_HP4	I	CMPSS-1 High Comparator Positive Input 4	242	T12	71	60			
CMP1_HP5	I	CMPSS-1 High Comparator Positive Input 5		К2					
CMP1_LN0	I	CMPSS-1 Low Comparator Negative Input 0		L1	31	23			
CMP1_LN1	I	CMPSS-1 Low Comparator Negative Input 1		M2	35	27			
CMP1_LP0	I	CMPSS-1 Low Comparator Positive Input 0		L2	32	24			
CMP1_LP1	I	CMPSS-1 Low Comparator Positive Input 1		M1	36	28			
CMP1_LP2	I	CMPSS-1 Low Comparator Positive Input 2		M2	35	27			
CMP1_LP3	I	CMPSS-1 Low Comparator Positive Input 3		L3	33	25	16		
CMP1_LP4	I	CMPSS-1 Low Comparator Positive Input 4	242	T12	71	60			
CMP1_LP5	I	CMPSS-1 Low Comparator Positive Input 5		К2					
CMP2_HN0	I	CMPSS-2 High Comparator Negative Input 0	225	К5	25	17	12		
CMP2_HN1	I	CMPSS-2 High Comparator Negative Input 1		L2	32	24			
CMP2_HP0	I	CMPSS-2 High Comparator Positive Input 0	224	L5	26	18	13		
CMP2_HP1	I	CMPSS-2 High Comparator Positive Input 1		T10					
CMP2_HP2	I	CMPSS-2 High Comparator Positive Input 2		Т9					
CMP2_HP3	I	CMPSS-2 High Comparator Positive Input 3		M6					
CMP2_HP4	I	CMPSS-2 High Comparator Positive Input 4	243	R12	72	61			
CMP2_HP5	I	CMPSS-2 High Comparator Positive Input 5		К1					
CMP2_LN0	I	CMPSS-2 Low Comparator Negative Input 0	225	К5	25	17	12		
CMP2_LN1	I	CMPSS-2 Low Comparator Negative Input 1		L2	32	24			



Table	5-2.	Analog	Signals	(continued)	)
Table	U-2.	Analog	orginals	Commuca	1

SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
CMP2_LP0	I	CMPSS-2 Low Comparator Positive Input 0	224	L5	26	18	13
CMP2_LP1	I	CMPSS-2 Low Comparator Positive Input 1		T10			
CMP2_LP2	Ι	CMPSS-2 Low Comparator Positive Input 2		Т9			
CMP2_LP3	Ι	CMPSS-2 Low Comparator Positive Input 3		M6			
CMP2_LP4	Ι	CMPSS-2 Low Comparator Positive Input 4	243	R12	72	61	
CMP2_LP5	I	CMPSS-2 Low Comparator Positive Input 5		К1			
CMP3_HN0	I	CMPSS-3 High Comparator Negative Input 0		L3	33	25	16
CMP3_HN1	I	CMPSS-3 High Comparator Negative Input 1		КЗ	29	21	
CMP3_HP2	I	CMPSS-3 High Comparator Positive Input 2		N3	41	33	22
CMP3_HP4	Ι	CMPSS-3 High Comparator Positive Input 4		Т5	59	51	
CMP3_LN0	I	CMPSS-3 Low Comparator Negative Input 0		L3	33	25	16
CMP3_LN1	I	CMPSS-3 Low Comparator Negative Input 1		КЗ	29	21	
CMP3_LP2	I	CMPSS-3 Low Comparator Positive Input 2		N3	41	33	22
CMP3_LP3	I	CMPSS-3 Low Comparator Positive Input 3	245	T13	76		
CMP3_LP4	Ι	CMPSS-3 Low Comparator Positive Input 4		Т5	59	51	
CMP4_HN0	I	CMPSS-4 High Comparator Negative Input 0		P1	43	35	24
CMP4_HN1	I	CMPSS-4 High Comparator Negative Input 1	241	N11	66	55	
CMP4_HP1	I	CMPSS-4 High Comparator Positive Input 1	241	N11	66	55	
CMP4_HP3	I	CMPSS-4 High Comparator Positive Input 3		R5	57	49	34
CMP4_HP4	Ι	CMPSS-4 High Comparator Positive Input 4		Т6	60	52	
CMP4_LN0	I	CMPSS-4 Low Comparator Negative Input 0		P1	43	35	24
CMP4_LN1	I	CMPSS-4 Low Comparator Negative Input 1	241	N11	66	55	
CMP4_LP1	I	CMPSS-4 Low Comparator Positive Input 1	241	N11	66	55	
CMP4_LP3	Ι	CMPSS-4 Low Comparator Positive Input 3		R5	57	49	34
CMP4_LP4	Ι	CMPSS-4 Low Comparator Positive Input 4		Т6	60	52	
CMP5_HN0	I	CMPSS-5 High Comparator Negative Input 0		M6			



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
CMP5_HN1	I	CMPSS-5 High Comparator Negative Input 1	248	P13	73	62	
CMP5_HP0	I	CMPSS-5 High Comparator Positive Input 0		M7			
CMP5_HP1	I	CMPSS-5 High Comparator Positive Input 1	248	P13	73	62	
CMP5_HP2	I	CMPSS-5 High Comparator Positive Input 2	249	N13	74	63	
CMP5_HP5	I	CMPSS-5 High Comparator Positive Input 5	237	M9	64		
CMP5_LN0	I	CMPSS-5 Low Comparator Negative Input 0		M6			
CMP5_LN1	I	CMPSS-5 Low Comparator Negative Input 1	248	P13	73	62	
CMP5_LP0	I	CMPSS-5 Low Comparator Positive Input 0		M7			
CMP5_LP1	I	CMPSS-5 Low Comparator Positive Input 1	248	P13	73	62	
CMP5_LP2	I	CMPSS-5 Low Comparator Positive Input 2	249	N13	74	63	
CMP5_LP3	I	CMPSS-5 Low Comparator Positive Input 3	240	N10	65		
CMP5_LP4	I	CMPSS-5 Low Comparator Positive Input 4	234	G2	16	13	
CMP5_LP5	I	CMPSS-5 Low Comparator Positive Input 5		Т8			
CMP6_HN0	I	CMPSS-6 High Comparator Negative Input 0	245	T13	76		
CMP6_HN1	I	CMPSS-6 High Comparator Negative Input 1		T11			
CMP6_HP0	I	CMPSS-6 High Comparator Positive Input 0	244	R13	75		
CMP6_HP1	I	CMPSS-6 High Comparator Positive Input 1		T11			
CMP6_HP2	I	CMPSS-6 High Comparator Positive Input 2		P10			
CMP6_HP4	I	CMPSS-6 High Comparator Positive Input 4	227	НЗ	21		
CMP6_LN0	I	CMPSS-6 Low Comparator Negative Input 0	245	T13	76		
CMP6_LN1	I	CMPSS-6 Low Comparator Negative Input 1		T11			
CMP6_LP0	I	CMPSS-6 Low Comparator Positive Input 0	244	R13	75		
CMP6_LP1	I	CMPSS-6 Low Comparator Positive Input 1		T11			
CMP6_LP2	I	CMPSS-6 Low Comparator Positive Input 2		P10			
CMP6_LP4	I	CMPSS-6 Low Comparator Positive Input 4	235	G1	15	12	
CMP6_LP5	I	CMPSS-6 Low Comparator Positive Input 5		N7			



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS			
CMP7_HN0	I	CMPSS-7 High Comparator Negative Input 0		R5	57	49	34			
CMP7_HN1	I	CMPSS-7 High Comparator Negative Input 1		К4	30	22				
CMP7_HP1	I	CMPSS-7 High Comparator Positive Input 1		К4	30	22				
CMP7_HP2	I	CMPSS-7 High Comparator Positive Input 2		КЗ	29	21				
CMP7_HP4	I	CMPSS-7 High Comparator Positive Input 4	228	G3	18					
CMP7_LN0	I	CMPSS-7 Low Comparator Negative Input 0		R5	57	49	34			
CMP7_LN1	I	CMPSS-7 Low Comparator Negative Input 1		К4	30	22				
CMP7_LP1	I	CMPSS-7 Low Comparator Positive Input 1		К4	30	22				
CMP7_LP2	I	CMPSS-7 Low Comparator Positive Input 2		КЗ	29	21				
CMP7_LP4	I	CMPSS-7 Low Comparator Positive Input 4		J2						
CMP7_LP5	I	CMPSS-7 Low Comparator Positive Input 5		P7						
CMP8_HN0	I	CMPSS-8 High Comparator Negative Input 0	240	N10	65					
CMP8_HN1	I	CMPSS-8 High Comparator Negative Input 1	246	P11	67	56	38			
CMP8_HP1	I	CMPSS-8 High Comparator Positive Input 1	246	P11	67	56	38			
CMP8_HP2	I	CMPSS-8 High Comparator Positive Input 2	247	R11	68	57	39			
CMP8_HP4	I	CMPSS-8 High Comparator Positive Input 4	229	G4	17					
CMP8_HP5	I	CMPSS-8 High Comparator Positive Input 5		N8						
CMP8_LN0	I	CMPSS-8 Low Comparator Negative Input 0	240	N10	65					
CMP8_LN1	I	CMPSS-8 Low Comparator Negative Input 1	246	P11	67	56	38			
CMP8_LP1	I	CMPSS-8 Low Comparator Positive Input 1	246	P11	67	56	38			
CMP8_LP2	I	CMPSS-8 Low Comparator Positive Input 2	247	R11	68	57	39			
CMP8_LP3	I	CMPSS-8 Low Comparator Positive Input 3	226	H4	22	16				
CMP8_LP4	I	CMPSS-8 Low Comparator Positive Input 4		J1						
CMP8_LP5	I	CMPSS-8 Low Comparator Positive Input 5		N6						
CMP9_HN0	I	CMPSS-9 High Comparator Negative Input 0		M1	36	28				
CMP9_HN1	I	CMPSS-9 High Comparator Negative Input 1		Т9						



Table 5-2. Analog Signals (continued)									
SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS		
CMP9_HP1	I	CMPSS-9 High Comparator Positive Input 1		N4	51	43			
CMP9_HP2	I	CMPSS-9 High Comparator Positive Input 2	225	K5	25	17	12		
CMP9_HP4	I	CMPSS-9 High Comparator Positive Input 4	230	J5	24				
CMP9_HP5	I	CMPSS-9 High Comparator Positive Input 5		J4					
CMP9_LN0	I	CMPSS-9 Low Comparator Negative Input 0		M1	36	28			
CMP9_LN1	I	CMPSS-9 Low Comparator Negative Input 1		Т9					
CMP9_LP1	I	CMPSS-9 Low Comparator Positive Input 1		N4	51	43			
CMP9_LP2	I	CMPSS-9 Low Comparator Positive Input 2	225	K5	25	17	12		
CMP9_LP3	I	CMPSS-9 Low Comparator Positive Input 3	239	P12	70	59	41		
CMP9_LP4	I	CMPSS-9 Low Comparator Positive Input 4		M5	52	44			
CMP9_LP5	I	CMPSS-9 Low Comparator Positive Input 5		P6					
CMP10_HN0	I	CMPSS-10 High Comparator Negative Input 0		T10					
CMP10_HN1	I	CMPSS-10 High Comparator Negative Input 1		M7					
CMP10_HP1	I	CMPSS-10 High Comparator Positive Input 1		R10					
CMP10_HP2	I	CMPSS-10 High Comparator Positive Input 2		P9					
CMP10_HP4	I	CMPSS-10 High Comparator Positive Input 4	231	H5	23				
CMP10_HP5	I	CMPSS-10 High Comparator Positive Input 5		J3					
CMP10_LN0	I	CMPSS-10 Low Comparator Negative Input 0		T10					
CMP10_LN1	I	CMPSS-10 Low Comparator Negative Input 1		M7					
CMP10_LP1	I	CMPSS-10 Low Comparator Positive Input 1		R10					
CMP10_LP2	I	CMPSS-10 Low Comparator Positive Input 2		P9					
CMP10_LP4	I	CMPSS-10 Low Comparator Positive Input 4		P5	55	47			
CMP10_LP5	I	CMPSS-10 Low Comparator Positive Input 5		R7					
CMP11_HN0	I	CMPSS-11 High Comparator Negative Input 0	230	J5	24				
CMP11_HN1	I	CMPSS-11 High Comparator Negative Input 1		N4	51	43			
CMP11_HP1	I	CMPSS-11 High Comparator Positive Input 1		R9					



Table	5-2.	Analog	Signals	(continued)
Table	U-2.	Analog	orginals	(continueu)

CMP11_HP2ICMPSS-11 High Comparator Positive Input 3N9N9ResSiteSiteCMP11_HP5ICMPSS-11 Low Comparator Positive Input 4230J524SiteSiteCMP11_LN0ICMPSS-11 Low Comparator Negative Input 5230J524SiteSiteCMP11_LP1ICMPSS-11 Low Comparator Negative Input 4N4SiteSiteSiteSiteCMP11_LP2ICMPSS-11 Low Comparator Positive Input 4N9SiteSiteSiteSiteCMP11_LP4ICMPSS-11 Low Comparator Positive Input 4N5SiteA8SiteSiteCMP11_LP4ICMPSS-11 Low Comparator Positive Input 4N5SiteA8SiteSiteCMP11_LP5ICMPSS-11 Low Comparator Positive Input 4N5SiteA8SiteSiteCMP12_HP3ICMPSS-12 Low Comparator Positive Input 6SiteSiteSiteSiteSiteCMP12_HP5ICMPSS-12 Low Comparator Positive Input 6SiteSiteSiteSiteSiteCMP12_LP4ICMPSS-12 Low Comparator Positive Input 6SiteSiteSiteSiteSiteCMP12_LP4ICMPSS-12 Low Comparator Positive Input 6SiteSiteSiteSiteSiteCMP12_LP4ICMPSS-12 Low Comparator Positive Input 6SiteSiteSiteSiteSiteCMP12_LP4ICMPSS-12 Low Comp	SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
CMP11_MPSICMPSS-11 Low Comparator Positive input 0P8	CMP11_HP2	I	CMPSS-11 High Comparator Positive Input 2		N9			
CMP11_LN0I.CMPSS-11 Low Comparator Negative Input 1230J5242411CMP11_LP1I.CMPSS-11 Low Comparator Negative Input 1R9I31	CMP11_HP5	Ι	CMPSS-11 High Comparator Positive Input 5		P8			
CMP11_LN1CMPSS-11 Low Comparator Negative Input 1N4S143.S143.S1 <th< td=""><td>CMP11_LN0</td><td>Ι</td><td>CMPSS-11 Low Comparator Negative Input 0</td><td>230</td><td>J5</td><td>24</td><td></td><td></td></th<>	CMP11_LN0	Ι	CMPSS-11 Low Comparator Negative Input 0	230	J5	24		
CMP11_LP1InitCMPSS-11 Low Comparator Positive Input 2RepRepInitSince	CMP11_LN1	Ι	CMPSS-11 Low Comparator Negative Input 1		N4	51	43	
CMP11_LP2InitCMPSS-11 Low Comparator Positive Input 4NetNetSite <t< td=""><td>CMP11_LP1</td><td>Ι</td><td>CMPSS-11 Low Comparator Positive Input 1</td><td></td><td>R9</td><td></td><td></td><td></td></t<>	CMP11_LP1	Ι	CMPSS-11 Low Comparator Positive Input 1		R9			
CMP11_LP4ICMPSS-11 Low Comparator Positive Input 5N5564848CMP11_LP5ICMPSS-12 Low Comparator Negative Input 524L526183CMP12_HP5ICMPSS-12 Ligh Comparator Negative Input 5224L526183CMP12_HP5ICMPSS-12 Ligh Comparator Negative 	CMP11_LP2	Ι	CMPSS-11 Low Comparator Positive Input 2		N9			
CMP11_LP5ICMPSS-12 High Comparator Positive Input 5T7IIIICMP12_HN0ICMPSS-12 High Comparator Negative Input 5224L526183CMP12_HP5ICMPSS-12 LMC Comparator Negative Input 5224L526183CMP12_LP0ICMPSS-12 Low Comparator Negative 	CMP11_LP4	I	CMPSS-11 Low Comparator Positive Input 4		N5	56	48	
CMP12_HN0ICMPSS-12 High Comparator Negative Input 6224L5261813CMP12_HP5ICMPSS-12 High Comparator Positive Input 6R8IIIICMP12_LN0ICMPSS-12 Low Comparator Positive Input 0224L5261833CMP12_LP0ICMPSS-12 Low Comparator Positive 	CMP11_LP5	Ι	CMPSS-11 Low Comparator Positive Input 5		Т7			
CMP12_HP5ICMPSS-12 Ligh Comparator Positive Input 0R8R8IIICMP12_LN0ICMPSS-12 Low Comparator Negative Input 0224L5261813CMP12_LP0ICMPSS-12 Low Comparator Positive Input 0238N12695840CMP12_LP4ICMPSS-12 Low Comparator Positive 	CMP12_HN0	Ι	CMPSS-12 High Comparator Negative Input 0	224	L5	26	18	13
CMP12_LN0ICMPSS-12 Low Comparator Negative Input 0224L5261813CMP12_LP0IGMPSS-12 Low Comparator Positive Input 4238N12695840CMP12_LP4IGMPSS-12 Low Comparator Positive Input 4236M863140CMP12_LP4IGMPSS-12 Low Comparator Positive 	CMP12_HP5	I	CMPSS-12 High Comparator Positive Input 5		R8			
CMP12_LP0ICMPSS-12 Low Comparator Positive Input 0238N12695840CMP12_LP4ICMPSS-12 Low Comparator Positive Input 4236M863D0IADC-D Input 0IR3473928D1IADC-D Input 1IT3480029D2IADC-D Input 2IR5574934D3IADC-D Input 2IR6585035D4IADC-D Input 3240N1065IID5IADC-D Input 4240N1065IID6IADC-D Input 5241N116055ID6IADC-D Input 6242T127161ID7IADC-D Input 8244R1375IID8IADC-D Input 9245T1376IID9IADC-D Input 10IN6IIID10IADC-D Input 13IN6IIID11IADC-D Input 13IN6IIID12IADC-D Input 14IM7IIID13ADC-D Input 13IIIIIID14ADC-D Input 16IM13628ID15IADC-D Input 16I<	CMP12_LN0	I	CMPSS-12 Low Comparator Negative Input 0	224	L5	26	18	13
CMP12_LP4ICMPSS-12 Low Comparator Positive Input 4236M863IID0IADC-D Input 0R3473928D1IADC-D Input 1T3484029D2IADC-D Input 2R5574934D3IADC-D Input 3R6585035D4IADC-D Input 4240N1065ID5IADC-D Input 5241N116655ID6IADC-D Input 6242T127160ID7IADC-D Input 7243R127261ID8IADC-D Input 8244R1375IID9IADC-D Input 10N6IIIID11IADC-D Input 11R6S1IID12IADC-D Input 11R6IIID13IADC-D Input 13M6IIID14ADC-D Input 14M3403221ID15IADC-D Input 15IM4393120D16IADC-D Input 16R7IIID17IADC-D Input 17IR7IID18IADC-D Input 16IR7IID16IADC-D Input 17IR7II <t< td=""><td>CMP12_LP0</td><td>I</td><td>CMPSS-12 Low Comparator Positive Input 0</td><td>238</td><td>N12</td><td>69</td><td>58</td><td>40</td></t<>	CMP12_LP0	I	CMPSS-12 Low Comparator Positive Input 0	238	N12	69	58	40
D0IADC-D Input 0R3473928D1IADC-D Input 1T3484029D2IADC-D Input 2R5574934D3IADC-D Input 3R6585035D4IADC-D Input 4240N1065ID5IADC-D Input 5241N1166551D6IADC-D Input 6242T127160ID7IADC-D Input 7243R127261ID8IADC-D Input 8244R1375IID9IADC-D Input 9245T1376IID11IADC-D Input 11N6IIIID11IADC-D Input 12IM6IIID11IADC-D Input 13IN6IIID13IADC-D Input 14IM3403221D14IADC-D Input 15IM6IIID14IADC-D Input 16IR7IIID15IADC-D Input 17IM13628ID16IADC-D Input 16IR7IIID17IADC-D Input 16IR7IIID16IADC-D Input 17IR1 <td>CMP12_LP4</td> <td>I</td> <td>CMPSS-12 Low Comparator Positive Input 4</td> <td>236</td> <td>M8</td> <td>63</td> <td></td> <td></td>	CMP12_LP4	I	CMPSS-12 Low Comparator Positive Input 4	236	M8	63		
D1IADC-D Input 1Image: marked state	D0	I	ADC-D Input 0		R3	47	39	28
D2IADC-D Input 2RR5574934D3IADC-D Input 3R6585035D4IADC-D Input 4240N1065ID5IADC-D Input 5241N116655ID6IADC-D Input 6242T127160ID7IADC-D Input 7243R127261ID8IADC-D Input 8244R1375IID9IADC-D Input 9245T1376IID10IADC-D Input 10N6IIID11IADC-D Input 12M7IIID12IADC-D Input 13M6IIID13IADC-D Input 13M6IIID14IADC-D Input 15M4393120D15IADC-D Input 16R7IIID14IADC-D Input 16M13628ID15IADC-D Input 16IM13628ID16IADC-D Input 26IM23527ID24IADC-D Input 26II4332516D25IADC-D Input 26II4332516D26IADC-D Input 28II4332516 <td>D1</td> <td>I</td> <td>ADC-D Input 1</td> <td></td> <td>Т3</td> <td>48</td> <td>40</td> <td>29</td>	D1	I	ADC-D Input 1		Т3	48	40	29
D3IADC-D Input 3Image: Ref image:	D2	I	ADC-D Input 2		R5	57	49	34
D4IADC-D Input 4240N1065IAdded to the term of t	D3	I	ADC-D Input 3		R6	58	50	35
D5         I         ADC-D Input 5         241         N11         66         55         1           D6         I         ADC-D Input 6         242         T12         71         60         1           D7         I         ADC-D Input 7         243         R12         72         61         1           D8         I         ADC-D Input 8         244         R13         75         1         1           D9         I         ADC-D Input 9         245         T13         76         1         1           D10         I         ADC-D Input 10         N6         1	D4	I	ADC-D Input 4	240	N10	65		
D6         I         ADC-D Input 6         242         T12         71         60           D7         I         ADC-D Input 7         243         R12         72         61            D8         I         ADC-D Input 8         244         R13         75             D9         I         ADC-D Input 9         245         T13         76             D10         I         ADC-D Input 10         N6         Image: Constant 10         N6         Image: Constant 10            D11         I         ADC-D Input 10         N6         Image: Constant 10         Imag	D5	I	ADC-D Input 5	241	N11	66	55	
D7         I         ADC-D Input 7         243         R12         72         61           D8         I         ADC-D Input 8         244         R13         75         Image: Constraint of the straint of the	D6	I	ADC-D Input 6	242	T12	71	60	
D8         I         ADC-D Input 8         244         R13         75         Image: Constraint of the state o	D7	I	ADC-D Input 7	243	R12	72	61	
D9         I         ADC-D Input 9         245         T13         76         Image: Constraint of the state o	D8	1	ADC-D Input 8	244	R13	75		
D10         I         ADC-D Input 10         N6         Image: Constraint of the stress of the st	D9	I	ADC-D Input 9	245	T13	76		
D11         I         ADC-D Input 11         P6         Image: Constraint of the stress of the st	D10	I	ADC-D Input 10		N6			
D12       I       ADC-D Input 12       M7       I       I       I         D13       I       ADC-D Input 13       M6       I       I       I         D14       I       ADC-D Input 14       M3       40       32       21         D15       I       ADC-D Input 15       M4       39       31       20         D16       I       ADC-D Input 16       R7       I       I       I         D17       I       ADC-D Input 17       T7       I       I       I         D24       I       ADC-D Input 24       M1       36       28       I         D25       I       ADC-D Input 25       M2       35       27       I         D26       I       ADC-D Input 26       I       I       I       I       I         D27       I       ADC-D Input 27       I       I       I       I       I       I         D28       I       ADC-D Input 28       I	D11	1	ADC-D Input 11		P6			
D13       I       ADC-D Input 13       M6       Image: Constraint of the stress of the st	D12	1	ADC-D Input 12		M7			
D14       I       ADC-D Input 14       M3       40       32       21         D15       I       ADC-D Input 15       M4       39       31       20         D16       I       ADC-D Input 16       R7       Image: Constraint of the state	D13	1	ADC-D Input 13		M6			
D15       I       ADC-D Input 15       M4       39       31       20         D16       I       ADC-D Input 16       R7       Image: Constraint of the state o	D14	1	ADC-D Input 14		M3	40	32	21
D16       I       ADC-D Input 16       R7       I       Image: Constraint of the second	D15	1	ADC-D Input 15		M4	39	31	20
D17       I       ADC-D Input 17       T7       I       Image: Constraint of the second	D16		ADC-D Input 16		R7			
D24       I       ADC-D Input 24       M1       36       28         D25       I       ADC-D Input 25       M2       35       27         D26       I       ADC-D Input 26       L4       34       26       17         D27       I       ADC-D Input 27       L3       33       25       16	D17		ADC-D Input 17		T7			
D25     I     ADC-D Input 25     M2     35     27       D26     I     ADC-D Input 26     L4     34     26     17       D27     I     ADC-D Input 27     L3     33     25     16       D28     I     ADC-D Input 28     L2     32     24	D24	1	ADC-D Input 24		M1	36	28	
D26         I         ADC-D Input 26         L4         34         26         17           D27         I         ADC-D Input 27         L3         33         25         16           D28         L         ADC-D Input 28         L2         32         24	D25	1	ADC-D Input 25		M2	35	27	
D27         I         ADC-D Input 27         L3         33         25         16           D28         L         ADC-D Input 28         L2         32         24         24	D26	1			14	34	26	17
D21         I         ADC-D input 21         L3         33         23         10           D28         I         ADC-D input 28         I.2         32         24         10	D27	1			13	33	25	16
	D28	1	ADC-D Input 28		12	32	24	

72 Submit Document Feedback


#### Table 5-2. Analog Signals (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
D29	I	ADC-D Input 29		L1	31	23	
D30	Ι	ADC-D Input 30		K4	30	22	
D31	Ι	ADC-D Input 31		K3	29	21	
DACA_OUT	0	Buffered DAC-A Output.		R1	44	36	25
DACB_OUT	0	Buffered DAC-B Output.		P3	49	41	30
E0	I	ADC-E Input 0		P3	49	41	30
E1	I	ADC-E Input 1		P4	50	42	31
E2	I	ADC-E Input 2		T5	59	51	
E3	I	ADC-E Input 3		Т6	60	52	
E4	I	ADC-E Input 4	246	P11	67	56	38
E5	Ι	ADC-E Input 5	247	R11	68	57	39
E6	Ι	ADC-E Input 6	248	P13	73	62	
E7	I	ADC-E Input 7	249	N13	74	63	
E8	I	ADC-E Input 8		T10			
E9	I	ADC-E Input 9		Т9			
E10	Ι	ADC-E Input 10		R10			
E11	I	ADC-E Input 11		R9			
E12	I	ADC-E Input 12		P9			
E13	I	ADC-E Input 13		N9			
E14	I	ADC-E Input 14		M3	40	32	21
E15	I	ADC-E Input 15		M4	39	31	20
E16	I	ADC-E Input 16		P10			
E17	I	ADC-E Input 17		T11			
E24	I	ADC-E Input 24	224	L5	26	18	13
E25	I	ADC-E Input 25	225	K5	25	17	12
E26	I	ADC-E Input 26	230	J5	24		
E27	I	ADC-E Input 27	231	H5	23		
E28	I	ADC-E Input 28		R2	45	37	26
E29	I	ADC-E Input 29		T2	46	38	27
E30	I	ADC-E Input 30		N4	51	43	
E31	I	ADC-E Input 31		M5	52	44	
VDAC	I	Optional external reference voltage for on-chip DACs.		P2	42	34	23
VREFHIAB	I	ADC-AB high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHI and VREFLO pins. NOTE: Do not load this pin externally		N2	38	30	19





## Table 5-2. Analog Signals (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
VREFHICDE	I	ADC-CDE high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHI and VREFLO pins. NOTE: Do not load this pin externally		R4	54	46	33
VREFLOAB	I	ADC-AB Low Reference		N1	37	29	18
VREFLOCDE	I	ADC-CDE Low Reference		T4	53	45	32



## 5.3.2 Digital Signals

#### Table 5-3. Digital Signals

SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
ADCA_EXTMUXSEL0	0	External ADC selection Mux output	224	L5	26	18	13
ADCA_EXTMUXSEL1	0	External ADC selection Mux output	225	K5	25	17	12
ADCA_EXTMUXSEL2	0	External ADC selection Mux output	10, 226	C5, H4	22, 172	16, 140	98
ADCA_EXTMUXSEL3	0	External ADC selection Mux output	15, 227	C4, H3	1, 21	1	1
ADCB_EXTMUXSEL0	0	External ADC selection Mux output	18, 230	F2, J5	13, 24	10	8
ADCB_EXTMUXSEL1	0	External ADC selection Mux output	22, 231	F1, H5	14, 23	11	9
ADCB_EXTMUXSEL2	0	External ADC selection Mux output	232	H2	20	15	11
ADCB_EXTMUXSEL3	0	External ADC selection Mux output	233	H1	19	14	10
ADCC_EXTMUXSEL0	0	External ADC selection Mux output	23, 236	B8, M8	63, 159	127	87
ADCC_EXTMUXSEL1	0	External ADC selection Mux output	29, 237	A9, M9	64, 151	121	84
ADCC_EXTMUXSEL2	0	External ADC selection Mux output	238	N12	69	58	40
ADCC_EXTMUXSEL3	0	External ADC selection Mux output	239	P12	70	59	41
ADCD_EXTMUXSEL0	0	External ADC selection Mux output	63, 240	H14, N10	65, 110	91	59
ADCD_EXTMUXSEL1	0	External ADC selection Mux output	64, 241	H15, N11	66, 111	55, 92	60
ADCD_EXTMUXSEL2	0	External ADC selection Mux output	65, 242	H16, T12	71, 112	60, 93	61
ADCD_EXTMUXSEL3	0	External ADC selection Mux output	66, 243	G13, R12	72, 113	61, 94	62
ADCE_EXTMUXSEL0	0	External ADC selection Mux output	246	P11	67	56	38
ADCE_EXTMUXSEL1	0	External ADC selection Mux output	247	R11	68	57	39
ADCE_EXTMUXSEL2	0	External ADC selection Mux output	42, 248	C16, P13	73, 130	62, 107	74
ADCE_EXTMUXSEL3	0	External ADC selection Mux output	43, 249	C15, N13	74, 131	63, 108	75
ADCSOCAO	0	ADC Start of Conversion A Output for External ADC (from ePWM modules)	8, 12	A3, D6	170, 174	138, 142	96, 100
ADCSOCBO	0	ADC Start of Conversion B Output for External ADC (from ePWM modules)	10, 19	B1, C5	5, 172	5, 140	98
EMIF1_A0	0	External memory interface 1 address line 0	35, 38	E1, E14	10, 125	104	72
EMIF1_A1	0	External memory interface 1 address line 1	12, 36, 39	A3, N14, P15	86, 174	142	100
EMIF1_A2	0	External memory interface 1 address line 2	37, 40, 42	C16, P16, R16	85, 87, 130	107	74
EMIF1_A3	0	External memory interface 1 address line 3	38, 41	E14, N15	89, 125	73, 104	50, 72
EMIF1_A4	0	External memory interface 1 address line 4	39, 43, 44	C15, G14, P15	86, 114, 131	108	75
EMIF1_A5	0	External memory interface 1 address line 5	45, 49, 101	B5, G15, M15	92, 116	75	
EMIF1_A6	0	External memory interface 1 address line 6	46, 50	D14, M14	93, 128	76	
EMIF1_A7	0	External memory interface 1 address line 7	47, 51	D15, M13	94, 129	77	
EMIF1_A8	0	External memory interface 1 address line 8	48, 52	L14, N16	90, 95	78	
EMIF1_A9	0	External memory interface 1 address line 9	49, 53	L15, M15	92, 96	75, 79	
EMIF1_A10	0	External memory interface 1 address line 10	50, 54	L16, M14	93, 97	76, 80	
EMIF1_A11	0	External memory interface 1 address line 11	51, 127	F13, M13	94, 118	77, 97	64
EMIF1_A12	0	External memory interface 1 address line 12	30, 52	A10, L14	95, 150	78, 120	83
EMIF1_A13	0	External memory interface 1 address line 13	0, 42, 86	A8, C11, C16	130, 160	107, 128	74, 88
EMIF1_A14	0	External memory interface 1 address line 14	1, 87	A7, C10	161	129	89
EMIF1_A15	0	External memory interface 1 address line 15	2, 88	B7, C3	162	130	90
EMIF1_A16	0	External memory interface 1 address line 16	3, 89	C7, D4	163	131	91
EMIF1_A17	0	External memory interface 1 address line 17	4, 90	D3, D7	164	132	92
EMIF1_A18	0	External memory interface 1 address line 18	5, 91	A6, D2	165	133	93
EMIF1_A19	0	External memory interface 1 address line 19	92, 219	E2, M16	91	74	51
EMIF1_BA0	0	External memory interface 1 bank address 0	16, 20, 33, 93, 103	C1, D5, D16, E3, P14	2, 6, 126	2, 105	2
EMIF1_BA1	0	External memory interface 1 bank address 1	17, 21, 34, 92, 94, 100	B2, B4, C2, D1, E2, E4	4, 7, 9	4, 7	4
EMIF1_CAS	0	External memory interface 1 column address strobe	7, 86, 89, 221	C6, C11, D4, F16	121, 167	100, 135	68
EMIF1_CLK	0	External memory interface 1 clock	6, 30	A10, B6	150, 166	120, 134	83, 94
EMIF1_CS0n	0	External memory interface 1 chip select 0	13, 32	A2, G16	117, 175	96, 143	
EMIF1_CS2n	0	External memory interface 1 chip select 2	28, 34, 38	D1, D9, E14	9, 125, 154	7, 104	72
EMIF1_CS3n	0	External memory interface 1 chip select 3	19, 35	B1, E1	5, 10	5	
EMIF1_CS4n	0	External memory interface 1 chip select 4	28, 30, 84	A10, D9, D11	148, 150, 154	119, 120	81, 83



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
EMIF1_D0	I/O	External memory interface 1 data line 0	0, 55, 60, 85	A8, B11, J15, K13	99, 106, 160	88, 128	56, 88
EMIF1_D1	I/O	External memory interface 1 data line 1	56, 83, 84	A11, D11, K14	100, 148	82, 119	81
EMIF1_D2	I/O	External memory interface 1 data line 2	57, 82	D10, K15	102	84	
EMIF1_D3	I/O	External memory interface 1 data line 3	1, 81, 103	A7, A12, D16	126, 161	105, 129	89
EMIF1_D4	I/O	External memory interface 1 data line 4	2, 68, 80	B7, B12, B15	133, 162	109, 130	90
EMIF1_D5	I/O	External memory interface 1 data line 5	3, 71, 79	B14, C7, C12	136, 146, 163	111, 131	77, 91
EMIF1_D6	I/O	External memory interface 1 data line 6	61, 78	D12, J13	108, 145	89, 117	57
EMIF1_D7	I/O	External memory interface 1 data line 7	62, 77	A13, H13	109, 144	90, 116	58
EMIF1_D8	I/O	External memory interface 1 data line 8	76	B13	143	115	
EMIF1_D9	I/O	External memory interface 1 data line 9	4, 13, 75	A2, C13, D7	142, 164, 175	132, 143	92
EMIF1_D10	I/O	External memory interface 1 data line 10	5, 74	A6, D13	141, 165	133	93
EMIF1_D11	I/O	External memory interface 1 data line 11	9, 73	A5, E13	140, 171	139	97
EMIF1_D12	I/O	External memory interface 1 data line 12	72	A14	139	114	80
EMIF1_D13	I/O	External memory interface 1 data line 13	14, 43, 68, 71	B3, B14, B15, C15	131, 133, 136, 176	108, 109, 111, 144	75, 77
EMIF1_D14	I/O	External memory interface 1 data line 14	70	C14	135	110	76
EMIF1_D15	I/O	External memory interface 1 data line 15	11, 69	A4, A15	134, 173	141	99
EMIF1_D16	I/O	External memory interface 1 data line 16	68	B15	133	109	
EMIF1_D17	I/O	External memory interface 1 data line 17	14, 67, 99	B3, B16, G5	132, 176	144	
EMIF1_D18	I/O	External memory interface 1 data line 18	66, 127	F13, G13	113, 118	94, 97	62, 64
EMIF1_D19	I/O	External memory interface 1 data line 19	65	H16	112	93	61
EMIF1_D20	I/O	External memory interface 1 data line 20	64	H15	111	92	60
EMIF1_D21	I/O	External memory interface 1 data line 21	63	H14	110	91	59
EMIF1_D22	I/O	External memory interface 1 data line 22	62	H13	109	90	58
EMIF1_D23	I/O	External memory interface 1 data line 23	61	J13	108	89	57
EMIF1_D24	I/O	External memory interface 1 data line 24	37, 60, 100	B4, J15, R16	85, 106	88	56
EMIF1_D25	I/O	External memory interface 1 data line 25	59	J16	104	86	54
EMIF1_D26	I/O	External memory interface 1 data line 26	58	K16	103	85	53
EMIF1_D27	I/O	External memory interface 1 data line 27	57	K15	102	84	
EMIF1_D28	I/O	External memory interface 1 data line 28	56	K14	100	82	
EMIF1_D29	I/O	External memory interface 1 data line 29	16, 55	D5, K13	2, 99	2	2
EMIF1_D30	I/O	External memory interface 1 data line 30	54	L16	97	80	
EMIF1_D31	I/O	External memory interface 1 data line 31	53	L15	96	79	
EMIF1_DQM0	0	External memory interface 1 Input/output mask for byte 0	6, 24, 88, 92	B6, C3, C8, E2	158, 166	126, 134	94
EMIF1_DQM1	0	External memory interface 1 Input/output mask for byte 1	7, 25, 88, 89	C3, C6, D4, D8	157, 167	125, 135	86
EMIF1_DQM2	0	External memory interface 1 Input/output mask for byte 2	20, 26, 85, 90, 91	B9, B11, C1, D2, D3	6, 156	124	85
EMIF1_DQM3	0	External memory interface 1 Input/output mask for byte 3	17, 27, 87, 91, 99	B2, C9, C10, D2, G5	4, 155	4	4
EMIF1_OEn	0	External memory interface 1 output enable	32, 37, 66	G13, G16, R16	85, 113, 117	94, 96	62
EMIF1_RAS	0	External memory interface 1 row address strobe	8, 87, 90	C10, D3, D6	170	138	96
EMIF1_RNW	0	External memory interface 1 read not write	31, 33, 63	B10, H14, P14	110, 149	91	59, 82
EMIF1_SDCKE	0	External memory interface 1 SDRAM clock enable	248	P13	73	62	
EMIF1_WAIT	I	External memory interface 1 Asynchronous SRAM WAIT	36, 55, 64	H15, K13, N14	99, 111	92	60
EMIF1_WEn	0	External memory interface 1 write enable	31, 36, 65	B10, H16, N14	112, 149	93	61, 82
EPWM1_A	0	ePWM-1 Output A	0, 40	A8, P16	87, 160	128	88
EPWM1_B	0	ePWM-1 Output B	1, 41	A7, N15	89, 161	73, 129	50, 89
EPWM2_A	0	ePWM-2 Output A	2, 24	B7, C8	158, 162	126, 130	90
EPWM2_B	0	ePWM-2 Output B	3, 25	C7, D8	157, 163	125, 131	86, 91
EPWM3_A	0	ePWM-3 Output A	4, 48	D7, N16	90, 164	132	92
EPWM3_B	0	ePWM-3 Output B	5, 34, 60	A6, D1, J15	9, 106, 165	7, 88, 133	56, 93
EPWM4_A	0	ePWM-4 Output A	6, 27, 46	B6, C9, D14	128, 155, 166	134	94
EPWM4_B	0	ePWM-4 Output B	7, 8, 28, 47	C6, D6, D9, D15	129, 154, 167, 170	135, 138	96



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
EPWM5_A	0	ePWM-5 Output A	8, 59	D6, J16	104, 170	86, 138	54, 96
EPWM5_B	0	ePWM-5 Output B	9, 73	A5, E13	140, 171	139	97
EPWM6_A	0	ePWM-6 Output A	14, 220	B3, E16	123, 176	102, 144	70
EPWM6_B	0	ePWM-6 Output B	11, 221	A4, F16	121, 173	100, 141	68, 99
EPWM7_A	0	ePWM-7 Output A	12, 222	A3, T14	77, 174	64, 142	42, 100
EPWM7_B	0	ePWM-7 Output B	11, 13, 223	A2, A4, R14	78, 173, 175	65, 141, 143	43, 99
EPWM8_A	0	ePWM-8 Output A	10, 58, 74, 99, 236, 241	C5, D13, G5, K16, M8, N11	63, 66, 103, 141, 172	55, 85, 140	53, 98
EPWM8_B	0	ePWM-8 Output B	15, 59, 75, 103, 232, 237, 243	C4, C13, D16, H2, J16, M9, R12	1, 20, 64, 72, 104, 126, 142	1, 15, 61, 86, 105	1, 11, 54
EPWM9_A	0	ePWM-9 Output A	16, 63, 76, 100	B4, B13, D5, H14	2, 110, 143	2, 91, 115	2, 59
EPWM9_B	0	ePWM-9 Output B	17, 64, 77, 235	A13, B2, G1, H15	4, 15, 111, 144	4, 12, 92, 116	4, 60
EPWM10_A	0	ePWM-10 Output A	65, 78, 226	D12, H4, H16	22, 112, 145	16, 93, 117	61
EPWM10_B	0	ePWM-10 Output B	19, 66, 79, 231	B1, C12, G13, H5	5, 23, 113, 146	5, 94	62
EPWM11_A	0	ePWM-11 Output A	20, 69, 71, 78, 80, 230	A15, B12, B14, C1, D12, J5	6, 24, 134, 136, 145	111, 117	77
EPWM11_B	0	ePWM-11 Output B	21, 70, 81, 225	A12, C2, C14, K5	7, 25, 135	17, 110	12, 76
EPWM12_A	ο	ePWM-12 Output A	22, 71, 82, 224, 234	B14, D10, F1, G2, L5	14, 16, 26, 136	11, 13, 18, 111	9, 13, 77
EPWM12_B	ο	ePWM-12 Output B	23, 72, 83, 84, 224, 229, 236	A11, A14, B8, D11, G4, L5, M8	17, 26, 63, 139, 148, 159	18, 114, 119, 127	13, 80, 81, 87
EPWM13_A	0	ePWM-13 Output A	24, 40, 58, 85, 228	B11, C8, G3, K16, P16	18, 87, 103, 158	85, 126	53
EPWM13_B	0	ePWM-13 Output B	25, 41, 86, 233	C11, D8, H1, N15	19, 89, 157	14, 73, 125	10, 50, 86
EPWM14_A	0	ePWM-14 Output A	26, 42, 46, 87, 232, 237	B9, C10, C16, D14, H2, M9	20, 64, 128, 130, 156	15, 107, 124	11, 74, 85
EPWM14_B	0	ePWM-14 Output B	27, 43, 47, 88, 227, 240	C3, C9, C15, D15, H3, N10	21, 65, 129, 131, 155	108	75
EPWM15_A	0	ePWM-15 Output A	18, 28, 50, 89, 247	D4, D9, F2, M14, R11	13, 68, 93, 154	10, 57, 76	8, 39
EPWM15_B	0	ePWM-15 Output B	29, 51, 90, 238	A9, D3, M13, N12	69, 94, 151	58, 77, 121	40, 84
EPWM16_A	0	ePWM-16 Output A	30, 52, 91, 246	A10, D2, L14, P11	67, 95, 150	56, 78, 120	38, 83
EPWM16_B	0	ePWM-16 Output B	31, 53, 55, 92, 239	B10, E2, K13, L15, P12	70, 96, 99, 149	59, 79	41, 82
EPWM17_A	0	ePWM-17 Output A	56, 62, 67, 93, 234	B16, E3, G2, H13, K14	16, 100, 109, 132	13, 82, 90	58
EPWM17_B	0	ePWM-17 Output B	57, 61, 68, 94, 229, 237	B15, E4, G4, J13, K15, M9	17, 64, 102, 108, 133	84, 89, 109	57
EPWM18_A	0	ePWM-18 Output A	14, 34, 37, 41, 95, 101, 127, 228	B3, B5, D1, E5, F13, G3, N15, R16	9, 18, 85, 89, 118, 176	7, 73, 97, 144	50, 64
EPWM18_B	0	ePWM-18 Output B	35, 38, 96, 105, 219, 233	E1, E14, F3, H1, J14, M16	10, 19, 91, 125	14, 74, 104	10, 51, 72
ERRORSTS	0	Error Status Output. This signal requires an external pulldown.	4, 79, 80, 219, 247	B12, C12, D7, M16, R11	68, 91, 146, 164	57, 74, 132	39, 51, 92
ESC_GPI0	I	EtherCAT General-Purpose Input 0	0, 100	A8, B4	160	128	88
ESC_GPI1	I	EtherCAT General-Purpose Input 1	1, 101	A7, B5	161	129	89
ESC_GPI2	I	EtherCAT General-Purpose Input 2	2	B7	162	130	90
ESC_GPI3	I	EtherCAT General-Purpose Input 3	3, 103	C7, D16	126, 163	105, 131	91
ESC_GPI4	I	EtherCAT General-Purpose Input 4	4	D7	164	132	92
ESC_GPI5	I	EtherCAT General-Purpose Input 5	5, 105	A6, J14	165	133	93
ESC_GPI6	I	EtherCAT General-Purpose Input 6	6	B6	166	134	94
ESC_GPI7	I	EtherCAT General-Purpose Input 7	7	C6	167	135	
ESC_GPI8	I	EtherCAT General-Purpose Input 8	219	M16	91	74	51
ESC_GPI9	I	EtherCAT General-Purpose Input 9	220	E16	123	102	70
ESC_GPI10	I	EtherCAT General-Purpose Input 10	221	F16	121	100	68
ESC_GPI11	I	EtherCAT General-Purpose Input 11	222	T14	77	64	42
ESC_GPI12	1	EtherCAT General-Purpose Input 12	223	R14	78	65	43
ESC_GPI13		EtherCAT General-Purpose Input 13	65	H16	112	93	61

Copyright © 2024 Texas Instruments Incorporated

77



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
ESC_GPI14	I	EtherCAT General-Purpose Input 14	66	G13	113	94	62
ESC_GPI15	I	EtherCAT General-Purpose Input 15	68	B15	133	109	
ESC_GPI16	I	EtherCAT General-Purpose Input 16	70	C14	135	110	76
ESC_GPI17	I	EtherCAT General-Purpose Input 17	76, 97	B13, F4	143	115	
ESC_GPI18	I	EtherCAT General-Purpose Input 18	78, 98	D12, F5	145	117	
ESC_GPI19	I	EtherCAT General-Purpose Input 19	10	C5	172	140	98
ESC_GPI20	1	EtherCAT General-Purpose Input 20	15	C4	1	1	1
ESC_GPI21	1	EtherCAT General-Purpose Input 21	18, 99	F2, G5	13	10	8
ESC_GPI22	1	EtherCAT General-Purpose Input 22	22	F1	14	11	9
ESC_GPI23	1	EtherCAT General-Purpose Input 23	23	B8	159	127	87
ESC_GPI24	I	EtherCAT General-Purpose Input 24	24	C8	158	126	
ESC_GPI25	1	EtherCAT General-Purpose Input 25	50	M14	93	76	
ESC_GPI26	1	EtherCAT General-Purpose Input 26	51	M13	94	77	
ESC GPI27	1	EtherCAT General-Purpose Input 27	127	F13	118	97	64
ESC GPI28	1	EtherCAT General-Purpose Input 28	53	L15	96	79	
ESC GPI29	1	EtherCAT General-Purpose Input 29	54	L16	97	80	
ESC GPI30	1	EtherCAT General-Purpose Input 30	56	K14	100	82	
ESC GPI31	1	EtherCAT General-Purpose Input 31	57	K15	102	84	
ESC GPO0	0	EtherCAT General-Purpose Output 0	8	D6	170	138	96
ESC GP01	0	EtherCAT General-Purpose Output 1	9	A5	171	139	97
ESC GP02	0	EtherCAT General-Purpose Output 2	22 40	F1 P16	14 87	11	9
ESC GP03	0	EtherCAT General-Purpose Output 3	11	A4	173	141	99
ESC_GP04	0		12	A3	174	1/2	100
ESC GP05	0	EtherCAT General-Purpose Output 5	13	A3	175	1/3	100
	0	EtherCAT General Purpose Output 6	14	R3	176	143	
		EtherCAT General Purpose Output 7	14	C4	170	1	1
		EtherCAT General Purpose Output 8	224	15	26	18	13
	0		224	LJ	20	10	10
	0	EtherCAT General-Purpose Output 9	220	K3	25	17	12
ESC_GP010	0	EtherCAT General-Purpose Output 10	95, 226	E5, H4	22	10	44
	0	EtherCAT General-Purpose Output 11	96, 232	F3, H2	20	15	11
		EtherCAT General-Purpose Output 12	233		19	14	10
	0	EtherCAT General-Purpose Output 13	234	G2	16	13	
ESC_GP014	0	EtherCAT General-Purpose Output 14	235	G1	15	12	
ESC_GPO15	0	EtherCAI General-Purpose Output 15	238	N12	69	58	40
ESC_GPO16	0	EtherCAT General-Purpose Output 16	239	P12	70	59	41
ESC_GPO17	0	EtherCAI General-Purpose Output 17	241	N11	66	55	
ESC_GPO18	0	EtherCAI General-Purpose Output 18	242	112	71	60	
ESC_GPO19	0	EtherCAT General-Purpose Output 19	243	R12	72	61	
ESC_GPO20	0	EtherCAT General-Purpose Output 20	246	P11	67	56	38
ESC_GP021	0	EtherCAT General-Purpose Output 21	247	R11	68	57	39
ESC_GP022	0	EtherCAT General-Purpose Output 22	248	P13	73	62	
ESC_GPO23	0	EtherCAT General-Purpose Output 23	249	N13	74	63	
ESC_GPO24	0	EtherCAT General-Purpose Output 24	84	D11	148	119	81
ESC_GPO25	0	EtherCAT General-Purpose Output 25	103	D16	126	105	
ESC_GPO26	0	EtherCAT General-Purpose Output 26	127	F13	118	97	64
ESC_GPO27	0	EtherCAT General-Purpose Output 27	219	M16	91	74	51
ESC_GPO28	0	EtherCAT General-Purpose Output 28	220	E16	123	102	70
ESC_GPO29	0	EtherCAT General-Purpose Output 29	221	F16	121	100	68
ESC_GPO30	0	EtherCAT General-Purpose Output 30	222	T14	77	64	42
ESC_GPO31	0	EtherCAT General-Purpose Output 31	223	R14	78	65	43
ESC_I2C_SCL	I/OC	EtherCAT I2C Clock	30, 237	A10, M9	64, 150	120	83
ESC_I2C_SDA	I/OC	EtherCAT I2C Data	29, 236	A9, M8	63, 151	121	84
ESC_LATCH0	I	EtherCAT LatchSignal Input 0	29, 34, 60	A9, D1, J15	9, 106, 151	7, 88, 121	56, 84
ESC_LATCH1	1	EtherCAT LatchSignal Input 1	30, 35, 61	A10, E1, J13	10, 108, 150	89, 120	57, 83



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
ESC_LED_ERR	0		33, 60, 241	J15, N11, P14	66, 106	55, 88	56
ESC_LED_LINK0_ACTIVE	0	EtherCAT Link-0 Active	58, 243	K16, R12	72, 103	61, 85	53
ESC_LED_LINK1_ACTIVE	0	EtherCAT Link-1 Active	59, 244	J16, R13	75, 104	86	54
ESC_LED_RUN	0		39, 61, 240, 248	J13, N10, P13, P15	65, 73, 86, 108	62, 89	57
ESC_LED_STATE_RUN	0		62, 242	H13, T12	71, 109	60, 90	58
ESC_MDIO_CLK	0	EtherCAT MDIO Clock	26, 46, 62	B9, D14, H13	109, 128, 156	90, 124	58, 85
ESC_MDIO_DATA	I/O	EtherCAT MDIO Data	27, 39, 47, 57	C9, D15, K15, P15	86, 102, 129, 155	84	
ESC_PDI_UC_IRQ	0	EtherCAT PDI IRQ Interrupt Line	56	K14	100	82	
ESC_PHY0_LINKSTATUS	I	EtherCAT PHY-0 Link Status	53, 55, 86, 232, 249	C11, H2, K13, L15, N13	20, 74, 96, 99	15, 63, 79	11
ESC_PHY1_LINKSTATUS	I	EtherCAT PHY-1 Link Status	14, 68, 233	B3, B15, H1	19, 133, 176	14, 109, 144	10
ESC_PHY_CLK	0	EtherCAT PHY Clock	48, 54	L16, N16	90, 97	80	
ESC_PHY_RESETn	0	EtherCAT PHY Active Low Reset	23, 76, 245	B8, B13, T13	76, 143, 159	115, 127	87
ESC_RX0_CLK	I	EtherCAT MII Receive-0 Clock	24, 77	A13, C8	144, 158	116, 126	
ESC_RX0_DATA0	I	EtherCAT MII Receive-0 Data-0	27, 32, 80	B12, C9, G16	117, 155	96	
ESC_RX0_DATA1	I	EtherCAT MII Receive-0 Data-1	28, 38, 81	A12, D9, E14	125, 154	104	72
ESC_RX0_DATA2	1	EtherCAT MII Receive-0 Data-2	41, 82	D10, N15	89	73	50
ESC_RX0_DATA3	1	EtherCAT MII Receive-0 Data-3	83, 84	A11, D11	148	119	81
ESC_RX0_DV	I	EtherCAT MII Receive-0 Data Valid	25, 78	D8, D12	145, 157	117, 125	86
ESC_RX0_ERR	I	EtherCAT MII Receive-0 Error	26, 79	B9, C12	146, 156	124	85
ESC_RX1_CLK	1	EtherCAT MII Receive-1 Clock	16, 69	A15, D5	2, 134	2	2
ESC_RX1_DATA0	1	EtherCAT MII Receive-1 Data-0	31, 63	B10, H14	110, 149	91	59, 82
ESC RX1 DATA1	1	EtherCAT MII Receive-1 Data-1	37, 64	H15, R16	85, 111	92	60
ESC RX1 DATA2	1	EtherCAT MII Receive-1 Data-2	65	H16	112	93	61
ESC RX1 DATA3	1	EtherCAT MII Receive-1 Data-3	66	G13	113	94	62
ESC RX1 DV	1	EtherCAT MII Receive-1 Data Valid	17, 70	B2, C14	4, 135	4, 110	4, 76
ESC RX1 ERR	1	EtherCAT MII Receive-1 Error	2, 71	B7, B14	136, 162	111, 130	77,90
ESC SYNC0	0	EtherCAT SyncSignal Output 0	34, 127, 238	D1, F13, N12	9, 69, 118	7, 58, 97	40, 64
ESC SYNC1	0	EtherCAT SyncSignal Output 1	30, 35, 239	A10, E1, P12	10, 70, 150	59, 120	41, 83
ESC TX0 CLK	1	EtherCAT MII Transmit-0 Clock	9, 85	A5, B11	171	139	97
ESC TX0 DATA0	0	EtherCAT MII Transmit-0 Data-0	0, 87	A8, C10	160	128	88
ESC TX0 DATA1	0	EtherCAT MII Transmit-0 Data-1	11, 88	A4, C3	173	141	99
ESC TX0 DATA2	0	EtherCAT MII Transmit-0 Data-2	12.89	A3. D4	174	142	100
ESC TX0 DATA3	0	EtherCAT MII Transmit-0 Data-3	13, 58, 90	A2, D3, K16	103. 175	85. 143	53
ESC TX0 ENA	1/0	EtherCAT MII Transmit-0 Enable	59, 84, 219	D11. J16. M16	91, 104, 148	74, 86, 119	51, 54, 81
ESC TX1 CLK	1	EtherCAT MII Transmit-1 Clock	44, 51, 93	E3. G14. M13	94, 114	77	
ESC TX1 DATA0	0	EtherCAT MII Transmit-1 Data-0	1.75	A7. C13	142, 161	129	89
ESC TX1 DATA1	0	EtherCAT MII Transmit-1 Data-1	21, 50, 74	C2, D13, M14	7, 93, 141	76	
ESC TX1 DATA2	0	EtherCAT MII Transmit-1 Data-2	20 49 73	C1 E13 M15	6 92 140	75	
ESC TX1 DATA3	0	EtherCAT MII Transmit-1 Data-3	19.72	A14. B1	5, 139	5, 114	80
ESC TX1 ENA	1/0	EtherCAT MII Transmit-1 Enable	45 52 94	F4 G15 I 14	95 116	78	
FSIRXA_CLK	1	FSIRX-A Input Clock	5, 9, 13, 54, 105	A2, A5, A6, J14, L16	97, 165, 171, 175	80, 133, 139, 143	93, 97
FSIRXA_D0	1	FSIRX-A Primary Data Input	3, 8, 12, 52, 103	A3, C7, D6, D16, L14	95, 126, 163, 170, 174	78, 105, 131, 138, 142	91, 96, 100
FSIRXA_D1	1	FSIRX-A Optional Additional Data Input	4, 11, 53	A4, D7, L15	96, 164, 173	79, 132, 141	92, 99
FSIRXB_CLK	1	FSIRX-B Input Clock	11, 60	A4, J15	106, 173	88, 141	56, 99
FSIRXB_D0	1	FSIRX-B Primary Data Input	9, 58, 70	A5, C14, K16	103, 135, 171	85, 110, 139	53, 76, 97
FSIRXB_D1	1	FSIRX-B Optional Additional Data Input	59, 68	B15, J16	104, 133	86, 109	54
FSIRXC CLK	1	FSIRX-C Input Clock	14, 16	B3, D5	2, 176	2, 144	2
FSIRXC D0	1		12,76	A3, B13	143, 174	115, 142	100
FSIRXC D1	1	FSIRX-C Optional Additional Data Input	13, 127	A2, F13	118, 175	97, 143	64
FSIRXD_CLK	1	FSIRX-D Input Clock	17, 39, 41, 44, 92	B2, E2, G14, N15, P15	4, 86, 89, 114	4, 73	4, 50



FARCD_DDISIRXLD dprox1 databan Data part64.40CH.0.50M.0.30M.0.71AFSIXD_ACAFSIXA Actional Data partK.4.51.00K.4.5	SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
FIND.D1IFIRN.C Optional Additional Distripuid.94, 19, 3081, 11, 11, 13, 19, 10, 19, 10, 002, 7511, 11, 13, 10, 11, 13, 10, 10, 11, 13, 10, 11, 14, 11, 14, 10, 11, 14, 11, 14, 10, 11, 15, 10, 11, 14, 11, 14, 10, 11, 15, 10, 11, 14, 11, 14, 10, 11, 14, 11, 14, 10, 11, 15, 10, 11, 14, 11, 14, 10, 11, 14, 11, 14, 10, 11, 14, 11, 14, 10, 11, 14, 14	FSIRXD_D0	I	FSIRX-D Primary Data Input	42, 45	C16, G15	116, 130	107	74
PRITM2_QIKK0.FRITXA A Diray Dask Curput0.40.7 <td>FSIRXD_D1</td> <td>1</td> <td>FSIRX-D Optional Additional Data Input</td> <td>16, 43, 100</td> <td>B4, C15, D5</td> <td>2, 131</td> <td>2, 108</td> <td>2, 75</td>	FSIRXD_D1	1	FSIRX-D Optional Additional Data Input	16, 43, 100	B4, C15, D5	2, 131	2, 108	2, 75
BSTRA D0         0         STRX A Planary Data Output         0, 2, 8, 9, 0, 4, 19, 19, 17, 10, 15, 19, 19, 10, 10, 11, 15, 10, 10, 11, 15, 10, 10, 11, 15, 10, 10, 11, 15, 10, 10, 11, 15, 10, 11, 10, 10, 11, 15, 10, 11, 10, 10, 11, 10, 10, 11, 10, 10	FSITXA_CLK	0	FSITX-A Output Clock	2, 27, 51	B7, C9, M13	94, 155, 162	77, 130	90
FNTA. 010FNTA. 01000000 Additional Data Output11, 6, 25, 50, 70, MAR, 50, 60, 50, 70, 70, 70, 70, 70, 70, 70, 70, 70, 7	FSITXA_D0	0	FSITX-A Primary Data Output	0, 9, 26, 49, 74, 100	A5, A8, B4, B9, D13, M15	92, 141, 156, 160, 171	75, 124, 128, 139	85, 88, 97
SRNAB.CLM0SRNAB Naph Clock8,9,6,8,6SRNAB, SRN, SRN, SRN, SRN, SRN, SRN, SRN, SRN	FSITXA_D1	0	FSITX-A Optional Additional Data Output	1, 8, 25, 50, 101	A7, B5, D6, D8, M14	93, 157, 161, 170	76, 125, 129, 138	86, 89, 96
PSIRD2081X-81mmy bac Output95,95,90.%81X,81,50.%91X,81,90.%91X,91,90.%FSITX-00FSITX-0 Output7,70.054,151.010,10.010,10.010,10.0FSITX-00FSITX-0 Output7,70.014,161.010,10.010,10.010,10.0FSITX-00FSITX-0 Output Output7,70.014,161.010,10.010,10.010,10.010,10.0FSITX-00FSITX-0 Output Output10,0010,10.010,10	FSITXB_CLK	0	FSITX-B Output Clock	8, 56, 65, 67	B16, D6, H16, K14	100, 112, 132, 170	82, 93, 138	61, 96
FRITAC_LIV.0.817XA ColumnA Additional Data Output7,57,600.6, 03, 1311,10114, 14,10117,11014,11117,11014,11117	FSITXB_D0	0	FSITX-B Primary Data Output	6, 55, 69, 71, 77	A13, A15, B6, B14, K13	99, 134, 136, 144, 166	111, 116, 134	77, 94
FRITXC_CINK08FRITXC_CINUCOdeA7,7814, 6191,4191,0091,00FRITXC_DIV08FRITXC_CINUCODEA7,814,0091,10245,14811,1198FRITXC_DIV0FRITXC_OUPLOADA16,8411,112145,148101,1198,12057,00FRITXD_DIV0FRITXD_OUPLOADA10,0281,01410,01490,2085,82FRITXD_DIV0FRITXD_OUPLOADA10,0210,01490,0280,0210,01490,02FRITXD_DIV0FRITXD_OUPLOADA10,006000000000000000000000000000000000000	FSITXB_D1	0	FSITX-B Optional Additional Data Output	7, 57, 66	C6, G13, K15	102, 113, 167	84, 94, 135	62
FNTX-CD08FNTX-CPAC Phase Data Output7.7.9A14.01294.16.1011.1091.1091.10FSITX-CDLC0FSITX-DOLAdadotal Data Output81.64116.1316.1180.2056.30FSITX-DDL0FSITX-DOLADAdotal Output33.63FL4.11410.12501.0157.30FSITX-DDL0FSITX-DOLADAdotal Output33.63FL4.11410.12501.0157.30FSITX-DDL0General-Purpose Input Output1ASA10.12510.1057.30FORD100General-Purpose Input Output1AT16.1213.0110.10FORD100General-Purpose Input Output3CT16.1213.0110.12FORD100General-Purpose Input Output3CT16.1213.0113.0113.01FORD100General-Purpose Input Output5AA16.1213.01	FSITXC_CLK	0	FSITX-C Output Clock	71, 73	B14, E13	136, 140	111	77
FRITXC.D10FRITX-C Optional Additional Data Output78.44D1.D12146.14317.14981.740FRITXD_DX0FRITX-D Optional Data Output31.42H0.113108.11490.0088.82FRITXD_D10FRITX-D Optional Additional Data Output38.83E14.114110.12511.0487.00FRITXD_D10FRITX-D Optional Additional Data Output38.83E14.114110.12511.0487.00GPI010General-Purpose Input Output 22B716.1213.0013.0013.00GPI03100General-Purpose Input Output 33G716.2013.0013.0013.00GPI04100General-Purpose Input Output 4417.4013.00 <td>FSITXC_D0</td> <td>0</td> <td>FSITX-C Primary Data Output</td> <td>72, 79</td> <td>A14, C12</td> <td>139, 146</td> <td>114</td> <td>80</td>	FSITXC_D0	0	FSITX-C Primary Data Output	72, 79	A14, C12	139, 146	114	80
FRITXD_CLK0PRITXD_Outpact Clock91,04P16,141108,113108,1	FSITXC_D1	0	FSITX-C Optional Additional Data Output	78, 84	D11, D12	145, 148	117, 119	81
FITND.D00FITND.Phanap.Pata.Opt.d131.6281.04.3110.44.4008.82FISND.D10SITND.D100001/MAIditional Data Opt.000AIA10.12581.72GPIO2100General-Purpose Input Opt.011AAIA10.1212.0013.00GPIO20General-Purpose Input Opt.011AAIA10.1013.0013.0013.00GPIO20General-Purpose Input Opt.013AAIA13.00<	FSITXD_CLK	0	FSITX-D Output Clock	61, 64	H15, J13	108, 111	89, 92	57, 60
FSITX-091.0491.72-0	FSITXD_D0	0	FSITX-D Primary Data Output	31, 62	B10, H13	109, 149	90	58, 82
GPI00         I/O         General-Purpose Input Output 0         0         AB         100         128         88           GPI01         I/O         General-Purpose Input Output 2         2         B7         162         130         0           GPI02         I/O         General-Purpose Input Output 3         3         C7         163         131         0           GPI04         I/O         General-Purpose Input Output 5         5         A6         165         133         83           GPI05         I/O         General-Purpose Input Output 6         6         B8         166         134         94           GPI07         I/O         General-Purpose Input Output 6         8         D66         170         138         86           GPI03         I/O         General-Purpose Input Output 8         8         D66         170         138         86           GPI04         I/O         General-Purpose Input Output 1         11         A4         171         139         97           GPI010         I/O         General-Purpose Input Output 12         12         A3         174         141         97           GPI013         I/O         General-Purpose Input Output 13         13         <	FSITXD_D1	0	FSITX-D Optional Additional Data Output	38, 63	E14, H14	110, 125	91, 104	59, 72
GPI01I/OGeneral-Purpose Input Output 11A7161120182GPI02I/OGeneral-Purpose Input Output 228716213090GPI03I/OGeneral-Purpose Input Output 440716413292GPI04I/OGeneral-Purpose Input Output 440716413292GPI05I/OGeneral-Purpose Input Output 668616613494GPI06I/OGeneral-Purpose Input Output 77C61671355GPI07I/OGeneral-Purpose Input Output 77C617214096GPI06I/OGeneral-Purpose Input Output 77C617214197GPI01I/OGeneral-Purpose Input Output 110C517214198GPI01I/OGeneral-Purpose Input Output 111A11714198GPI01I/OGeneral-Purpose Input Output 1148317614414GPI014I/OGeneral-Purpose Input Output 1148317614414GPI014I/OGeneral-Purpose Input Output 1162622216GPI014I/OGeneral-Purpose Input Output 117844444GPI015I/OGeneral-Purpose Input Output 116522216161616161616<	GPIO0	I/O	General-Purpose Input Output 0	0	A8	160	128	88
GPI02I/0General-Purpose Input Output 22871213090GPI03I/0General-Purpose Input Output 33C716313191GPI04I/0General-Purpose Input Output 44D716813393GPI06I/0General-Purpose Input Output 56A616613494GPI07I/0General-Purpose Input Output 77C816713866GPI03I/0General-Purpose Input Output 88A517113897GPI04I/0General-Purpose Input Output 1010C517214098GPI03I/0General-Purpose Input Output 1111A417314199GPI04I/0General-Purpose Input Output 1212A3174142100GPI03I/0General-Purpose Input Output 1313A217614414GPI04I/0General-Purpose Input Output 1313A217614414GPI05I/0General-Purpose Input Output 1515C4111GPI04I/0General-Purpose Input Output 1616D52222GPI05I/0General-Purpose Input Output 171782444GPI04I/0General-Purpose Input Output 1418155<	GPIO1	I/O	General-Purpose Input Output 1	1	A7	161	129	89
GPI03         UO         General-Purpose Input Output 3         3         C7         133         131         91           GPI04         UO         General-Purpose Input Output 4         4         D7         164         132         92           GPI05         UO         General-Purpose Input Output 5         5         A8         166         134         94           GPI06         UO         General-Purpose Input Output 7         7         C8         167         138         96           GPI06         UO         General-Purpose Input Output 8         8         D6         171         138         97           GPI01         UO         General-Purpose Input Output 10         10         C5         171         139         97           GPI01         UO         General-Purpose Input Output 12         12         A3         174         142         100           GPI013         UO         General-Purpose Input Output 13         133         A2         175         143         144           GPI014         UO         General-Purpose Input Output 13         15         C4         1         1         1           GPI015         UO         General-Purpose Input Output 15         15         C4<	GPIO2	I/O	General-Purpose Input Output 2	2	B7	162	130	90
GPI0A         I/O         General-Purpose Input Output A         4         D7         164         132         82           GPI06         I/O         General-Purpose Input Output 6         6         B6         166         133         94           GPI06         I/O         General-Purpose Input Output 6         6         B6         167         135         94           GPI07         I/O         General-Purpose Input Output 7         7         C6         167         138         96           GPI03         I/O         General-Purpose Input Output 9         9         A5         171         139         97           GPI01         I/O         General-Purpose Input Output 9         11         A4         172         140         98           GPI013         I/O         General-Purpose Input Output 12         12         A3         174         142         100           GPI014         I/O         General-Purpose Input Output 13         13         A2         175         143         1           GPI014         I/O         General-Purpose Input Output 14         14         83         176         144         1         1         1         1         1         1         1         1	GPIO3	I/O	General-Purpose Input Output 3	3	C7	163	131	91
GPI05         I/O         General-Purpose Input Output 5         6         A6         165         133         93           GPI06         I/O         General-Purpose Input Output 6         6         B6         166         134         94           GPI07         I/O         General-Purpose Input Output 7         7         C6         167         135         1           GPI03         I/O         General-Purpose Input Output 9         9         A5         171         138         96           GPI01         I/O         General-Purpose Input Output 10         10         C5         172         140         98           GPI01         I/O         General-Purpose Input Output 11         11         A4         173         141         99           GPI013         I/O         General-Purpose Input Output 13         13         A2         175         143         144           GPI014         I/O         General-Purpose Input Output 14         14         B3         176         144         14           GPI017         I/O         General-Purpose Input Output 16         16         D5         2         2         2         2         2         2         13         10         14         14	GPIO4	I/O	General-Purpose Input Output 4	4	D7	164	132	92
GPIOB         VIO         General-Purpose Input Output 7         7         C 66         167         155         F           GPIO8         VIO         General-Purpose Input Output 8         8         06         170         138         96           GPIO9         VIO         General-Purpose Input Output 8         8         06         170         138         96           GPIO9         VIO         General-Purpose Input Output 10         10         C55         172         140         98           GPIO10         VIO         General-Purpose Input Output 10         11         A4         173         141         99           GPIO12         VIO         General-Purpose Input Output 12         12         A3         174         142         100           GPIO14         VIO         General-Purpose Input Output 13         13         A2         176         143         144           GPIO15         VIO         General-Purpose Input Output 15         15         C4         1         1         1           GPIO16         VIO         General-Purpose Input Output 17         17         82         4         4         4           GPIO17         VIO         General-Purpose Input Output 17         17	GPIO5	I/O	General-Purpose Input Output 5	5	A6	165	133	93
GPI07         I/O         General-Purpose Input Output 7         7         66         167         185         Participant           GPI08         I/O         General-Purpose Input Output 9         9         A5         171         139         97           GPI09         I/O         General-Purpose Input Output 10         10         C5         172         140         98           GPI010         I/O         General-Purpose Input Output 11         11         A4         173         141         99           GPI013         I/O         General-Purpose Input Output 12         12         A3         174         142         100           GPI014         I/O         General-Purpose Input Output 13         13         A2         175         143         144           GPI014         I/O         General-Purpose Input Output 15         15         C4         1         1         1           GPI016         I/O         General-Purpose Input Output 16         16         D5         2 <td>GPIO6</td> <td>I/O</td> <td>General-Purpose Input Output 6</td> <td>6</td> <td>B6</td> <td>166</td> <td>134</td> <td>94</td>	GPIO6	I/O	General-Purpose Input Output 6	6	B6	166	134	94
GPI08         I/O         General-Purpose Input Output 8         8         D6         170         138         96           GPI09         I/O         General-Purpose Input Output 9         9         A5         171         139         97           GPI010         I/O         General-Purpose Input Output 10         10         C5         172         140         98           GPI011         I/O         General-Purpose Input Output 12         12         A3         174         142         100           GPI013         I/O         General-Purpose Input Output 13         13         A2         175         143         1           GPI014         I/O         General-Purpose Input Output 16         15         C4         1         1         1         1           GPI016         I/O         General-Purpose Input Output 16         18         D5         2         2         2         2           GPI016         I/O         General-Purpose Input Output 17         17         B2         4         4         4         4           GPI017         I/O         General-Purpose Input Output 20         20         C1         6         2         2         2         13         10         10         <	GPI07	I/O	General-Purpose Input Output 7	7	C6	167	135	
GPI09         I/O         General-Purpose Input Output 9         9         A5         171         139         97           GPI010         I/O         General-Purpose Input Output 10         10         C5         172         140         98           GPI011         I/O         General-Purpose Input Output 11         11         A4         173         141         99           GPI012         I/O         General-Purpose Input Output 12         12         A3         174         142         100           GPI013         I/O         General-Purpose Input Output 13         13         A2         175         143         1           GPI014         I/O         General-Purpose Input Output 16         16         D5         2         2         2         2           GPI016         I/O         General-Purpose Input Output 16         16         D5         2         2         2         2           GPI017         I/O         General-Purpose Input Output 18         18         18         F2         13         10         8           GPI021         I/O         General-Purpose Input Output 20         21         C1         6         11         9           GPI024         I/O         Gener	GPIO8	I/O	General-Purpose Input Output 8	8	D6	170	138	96
GPI010         I/O         General-Purpose Input Output 10         10         C5         172         140         98           GPI011         I/O         General-Purpose Input Output 11         11         A4         173         141         99           GPI012         I/O         General-Purpose Input Output 12         12         A3         174         142         100           GPI013         I/O         General-Purpose Input Output 13         13         A2         175         143         141           GPI014         I/O         General-Purpose Input Output 15         15         C4         1         1         1           GPI016         I/O         General-Purpose Input Output 16         16         D5         2         2         2           GPI017         I/O         General-Purpose Input Output 17         17         B2         4         4         4           GPI018         I/O         General-Purpose Input Output 20         20         C1         6         6         2         2           GPI021         I/O         General-Purpose Input Output 21         21         C2         7         1         1         9           GPI023         I/O         General-Purpose Input Output	GPIO9	I/O	General-Purpose Input Output 9	9	A5	171	139	97
GPI011         I/O         General-Purpose Input Output 11         11         A4         173         141         99           GPI012         I/O         General-Purpose Input Output 12         12         A3         174         142         100           GPI013         I/O         General-Purpose Input Output 13         13         A2         175         143         ICI           GPI014         I/O         General-Purpose Input Output 14         14         B3         176         144         ICI           GPI015         I/O         General-Purpose Input Output 16         16         D5         2         2         2           GPI016         I/O         General-Purpose Input Output 17         17         B2         4         4         4           GPI018         I/O         General-Purpose Input Output 18         18         F2         13         10         8           GPI018         I/O         General-Purpose Input Output 20         20         C1         8         ICI         11         9           GPI021         I/O         General-Purpose Input Output 21         21         C2         7         ICI         6         ICI         6         ICI         11         9         11<	GPIO10	I/O	General-Purpose Input Output 10	10	C5	172	140	98
GPI012         I/O         General-Purpose Input Output 12         12         A3         174         142         100           GPI013         I/O         General-Purpose Input Output 13         13         A2         175         143         Integration           GPI014         I/O         General-Purpose Input Output 14         14         B3         176         144         Integration           GPI015         I/O         General-Purpose Input Output 15         15         C4         1         1         1           GPI016         I/O         General-Purpose Input Output 16         16         D5         2         2         2           GPI017         I/O         General-Purpose Input Output 17         17         B2         4         4         4           GPI018         I/O         General-Purpose Input Output 18         16         F2         13         10         8           GPI021         I/O         General-Purpose Input Output 20         20         C1         6         Int         11         9           GPI022         I/O         General-Purpose Input Output 22         22         F1         14         11         9           GPI023         I/O         General-Purpose Input Output	GPI011	I/O	General-Purpose Input Output 11	11	A4	173	141	99
GPI013         I/O         General-Purpose Input Output 13         13         A2         175         143           GPI014         I/O         General-Purpose Input Output 14         14         B3         176         144           GPI015         I/O         General-Purpose Input Output 15         15         C4         1         1         1           GPI016         I/O         General-Purpose Input Output 16         16         D5         2         2         2           GPI017         I/O         General-Purpose Input Output 17         17         B2         4         4         4           GPI018         I/O         General-Purpose Input Output 18         18         F2         13         10         8           GPI020         I/O         General-Purpose Input Output 20         20         C1         6             GPI021         I/O         General-Purpose Input Output 21         21         C2         7             GPI023         I/O         General-Purpose Input Output 23         23         B8         159         127         87           GPI024         I/O         General-Purpose Input Output 26         26         B9         156         124 </td <td>GPIO12</td> <td>I/O</td> <td>General-Purpose Input Output 12</td> <td>12</td> <td>A3</td> <td>174</td> <td>142</td> <td>100</td>	GPIO12	I/O	General-Purpose Input Output 12	12	A3	174	142	100
GPI014         I/O         General-Purpose Input Output 14         14         B3         176         144           GPI015         I/O         General-Purpose Input Output 15         15         C4         1         1         1           GPI016         I/O         General-Purpose Input Output 16         16         D5         2         2         2           GPI017         I/O         General-Purpose Input Output 17         17         B2         4         4         4           GPI018         I/O         General-Purpose Input Output 18         18         F2         13         10         8           GPI019         I/O         General-Purpose Input Output 20         20         C1         6             GPI020         I/O         General-Purpose Input Output 21         21         C2         7             GPI021         I/O         General-Purpose Input Output 22         22         F1         14         11         9           GPI023         I/O         General-Purpose Input Output 23         23         B8         159         127         87           GPI024         I/O         General-Purpose Input Output 24         24         C8         158	GPIO13	I/O	General-Purpose Input Output 13	13	A2	175	143	
GPI015         I/O         General-Purpose Input Output 15         15         C4         1         1         1           GPI016         I/O         General-Purpose Input Output 16         16         D5         2         2         2           GPI017         I/O         General-Purpose Input Output 17         17         B2         4         4         4           GPI018         I/O         General-Purpose Input Output 18         18         F2         13         10         8           GPI019         I/O         General-Purpose Input Output 19         19         B1         6         5         16           GPI020         I/O         General-Purpose Input Output 20         20         C1         6         1         14         11         9           GPI021         I/O         General-Purpose Input Output 22         22         F1         14         11         9           GPI023         I/O         General-Purpose Input Output 23         23         B8         159         127         87           GPI024         I/O         General-Purpose Input Output 25         25         D8         157         125         66           GPI025         I/O         General-Purpose Input Output 27 </td <td>GPIO14</td> <td>I/O</td> <td>General-Purpose Input Output 14</td> <td>14</td> <td>B3</td> <td>176</td> <td>144</td> <td></td>	GPIO14	I/O	General-Purpose Input Output 14	14	B3	176	144	
GPI016         I/O         General-Purpose Input Output 16         16         D5         2         2         2           GPI017         I/O         General-Purpose Input Output 17         17         B2         4         4         4           GPI018         I/O         General-Purpose Input Output 18         18         F2         13         10         8           GPI019         I/O         General-Purpose Input Output 19         19         B1         5         5            GPI020         I/O         General-Purpose Input Output 20         20         C1         6          C           GPI021         I/O         General-Purpose Input Output 21         21         C2         7          C           GPI023         I/O         General-Purpose Input Output 23         23         B8         159         127         87           GPI024         I/O         General-Purpose Input Output 23         25         D8         157         125         86           GPI025         I/O         General-Purpose Input Output 26         26         B9         154          C           GPI026         I/O         General-Purpose Input Output 27         27         C9	GPIO15	I/O	General-Purpose Input Output 15	15	C4	1	1	1
GPI017         I/O         General-Purpose Input Output 17         17         B2         4         4         4           GPI018         I/O         General-Purpose Input Output 18         18         F2         13         10         8           GPI019         I/O         General-Purpose Input Output 19         19         B1         5         5         Image: Constraint of the	GPIO16	I/O	General-Purpose Input Output 16	16	D5	2	2	2
GPI018         I/O         General-Purpose Input Output 18         18         F2         13         10         8           GPI019         I/O         General-Purpose Input Output 19         19         B1         5         5         Image: Constraint on the constraint o	GPIO17	I/O	General-Purpose Input Output 17	17	B2	4	4	4
GPI019         I/O         General-Purpose Input Output 19         19         B1         5         5           GPI020         I/O         General-Purpose Input Output 20         20         C1         6         Image: Constraint of the constraint of th	GPIO18	I/O	General-Purpose Input Output 18	18	F2	13	10	8
GPI020         I/O         General-Purpose Input Output 20         20         C1         6         Image: Constraint of the constrain	GPIO19	I/O	General-Purpose Input Output 19	19	B1	5	5	
GPI021         I/O         General-Purpose Input Output 21         21         C2         7         Image: Constraint of the constrain	GPIO20	I/O	General-Purpose Input Output 20	20	C1	6		
GPI022         I/O         General-Purpose Input Output 22         22         F1         14         11         9           GPI023         I/O         General-Purpose Input Output 23         23         B8         159         127         87           GPI024         I/O         General-Purpose Input Output 24         24         C8         158         126            GPI025         I/O         General-Purpose Input Output 25         25         D8         157         125         86           GPI026         I/O         General-Purpose Input Output 26         26         B9         156         124         85           GPI027         I/O         General-Purpose Input Output 27         27         C9         155              GPI028         I/O         General-Purpose Input Output 28         28         D9         154              GPI030         I/O         General-Purpose Input Output 29         29         A9         151         121         84           GPI031         I/O         General-Purpose Input Output 30         30         A10         150         120         83           GPI033         I/O         General-Purpose Input	GPIO21	I/O	General-Purpose Input Output 21	21	C2	7		
GPI023         I/O         General-Purpose Input Output 23         23         B8         159         127         87           GPI024         I/O         General-Purpose Input Output 24         24         C8         158         126            GPI025         I/O         General-Purpose Input Output 25         25         D8         157         125         86           GPI026         I/O         General-Purpose Input Output 26         26         B9         156         124         85           GPI027         I/O         General-Purpose Input Output 27         27         C9         155             GPI028         I/O         General-Purpose Input Output 28         28         D9         154             GPI029         I/O         General-Purpose Input Output 29         29         A9         151         120         83           GPI030         I/O         General-Purpose Input Output 30         30         A10         150         120         83           GPI031         I/O         General-Purpose Input Output 32         32         G16         117         96            GPI033         I/O         General-Purpose Input Output 33         33	GPIO22	I/O	General-Purpose Input Output 22	22	F1	14	11	9
GPI024         I/O         General-Purpose Input Output 24         24         C8         158         126           GPI025         I/O         General-Purpose Input Output 25         25         D8         157         125         86           GPI026         I/O         General-Purpose Input Output 26         26         B9         156         124         85           GPI027         I/O         General-Purpose Input Output 27         27         C9         155         -         -           GPI028         I/O         General-Purpose Input Output 28         28         D9         154         -         -           GPI029         I/O         General-Purpose Input Output 29         29         A9         151         121         84           GPI030         I/O         General-Purpose Input Output 30         30         A10         150         120         83           GPI031         I/O         General-Purpose Input Output 31         31         B10         149         82           GPI032         I/O         General-Purpose Input Output 33         33         P14         -         -           GPI033         I/O         General-Purpose Input Output 33         35         E1         10         -<	GPIO23	I/O	General-Purpose Input Output 23	23	B8	159	127	87
GPI025         I/O         General-Purpose Input Output 25         25         D8         157         125         86           GPI026         I/O         General-Purpose Input Output 26         26         B9         156         124         85           GPI027         I/O         General-Purpose Input Output 27         27         C9         155             GPI028         I/O         General-Purpose Input Output 28         28         D9         154             GPI029         I/O         General-Purpose Input Output 29         29         A9         151         121         84           GPI030         I/O         General-Purpose Input Output 30         30         A10         150         120         83           GPI031         I/O         General-Purpose Input Output 31         31         B10         149         82           GPI032         I/O         General-Purpose Input Output 32         32         G16         117         96           GPI033         I/O         General-Purpose Input Output 33         33         P14              GPI034         I/O         General-Purpose Input Output 35         35         E1         10	GPIO24	I/O	General-Purpose Input Output 24	24	C8	158	126	
GPI026         I/O         General-Purpose Input Output 26         26         B9         156         124         85           GPI027         I/O         General-Purpose Input Output 27         27         C9         155         Image: Constraint of the constrai	GPIO25	I/O	General-Purpose Input Output 25	25	D8	157	125	86
GPI027         I/O         General-Purpose Input Output 27         27         C9         155         Image: Constraint of the system of	GPIO26	I/O	General-Purpose Input Output 26	26	B9	156	124	85
GPI028         I/O         General-Purpose Input Output 28         28         D9         154         Image: Constraint of the state of t	GPIO27	I/O	General-Purpose Input Output 27	27	C9	155		
GPI029         I/O         General-Purpose Input Output 29         29         A9         151         121         84           GPI030         I/O         General-Purpose Input Output 30         30         A10         150         120         83           GPI031         I/O         General-Purpose Input Output 31         31         B10         149         82           GPI032         I/O         General-Purpose Input Output 32         32         G16         117         96         96           GPI033         I/O         General-Purpose Input Output 33         33         P14           10	GPIO28	I/O	General-Purpose Input Output 28	28	D9	154		
GPI030         I/O         General-Purpose Input Output 30         30         A10         150         120         83           GPI031         I/O         General-Purpose Input Output 31         31         B10         149         82           GPI032         I/O         General-Purpose Input Output 32         32         G16         117         96         96           GPI033         I/O         General-Purpose Input Output 33         33         P14         96         100	GPIO29	I/O	General-Purpose Input Output 29	29	A9	151	121	84
GPI031         I/O         General-Purpose Input Output 31         31         B10         149         82           GPI032         I/O         General-Purpose Input Output 32         32         G16         117         96         96           GPI033         I/O         General-Purpose Input Output 33         33         P14         96         100           GPI034         I/O         General-Purpose Input Output 33         34         D1         9         7         100           GPI035         I/O         General-Purpose Input Output 35         35         E1         10         10	GPIO30	I/O	General-Purpose Input Output 30	30	A10	150	120	83
GPI032         I/O         General-Purpose Input Output 32         32         G16         117         96           GPI033         I/O         General-Purpose Input Output 33         33         P14              GPI034         I/O         General-Purpose Input Output 34         34         D1         9         7           GPI035         I/O         General-Purpose Input Output 35         35         E1         10            GPI036         I/O         General-Purpose Input Output 36         36         N14             GPI037         I/O         General-Purpose Input Output 37         37         R16         85	GPIO31	I/O	General-Purpose Input Output 31	31	B10	149		82
GPI033         I/O         General-Purpose Input Output 33         33         P14         Image: Constraint of the state of the stat	GPIO32	I/O	General-Purpose Input Output 32	32	G16	117	96	
GPI034         I/O         General-Purpose Input Output 34         34         D1         9         7           GPI035         I/O         General-Purpose Input Output 35         35         E1         10            GPI036         I/O         General-Purpose Input Output 36         36         N14             GPI037         I/O         General-Purpose Input Output 37         37         R16         85	GPIO33	I/O	General-Purpose Input Output 33	33	P14			
GPI035         I/O         General-Purpose Input Output 35         35         E1         10           GPI036         I/O         General-Purpose Input Output 36         36         N14             GPI037         I/O         General-Purpose Input Output 37         37         R16         85	GPIO34	I/O	General-Purpose Input Output 34	34	D1	9	7	
GPI036         I/O         General-Purpose Input Output 36         36         N14            GPI037         I/O         General-Purpose Input Output 37         37         R16         85	GPIO35	I/O	General-Purpose Input Output 35	35	E1	10		
GPI037         I/O         General-Purpose Input Output 37         37         R16         85	GPIO36	I/O	General-Purpose Input Output 36	36	N14			
	GPIO37	I/O	General-Purpose Input Output 37	37	R16	85		



Gencles100Gences-Approach input Output 313001401401401GenDa100Gences-Approach input Output 41300410410470470570GenDa100Gences-Approach input Output 41410151150151151151GenCa100Gences-Approach input Output 41410151151151151151GenCa100Gences-Approach input Output 41440616161160160GenCa100Gences-Approach input Output 41440616161160160GenCa100Gences-Approach input Output 41440161160160160GenCa100Gences-Approach input Output 41440161160160160160GenCa100Gences-Approach input Output 41470150160 <th>SIGNAL NAME</th> <th>PIN TYPE</th> <th>DESCRIPTION</th> <th>GPIO</th> <th>256 ZEX</th> <th>176 PTS</th> <th>144 RFS</th> <th>100 PZS</th>	SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
cmO30100General-Puppers Intry Output 30490150670100100GM04100General-Puppers Intry Output 41410151016107474GM04100General-Puppers Intry Output 42410G11013116774GM04100General-Puppers Intry Output 43410G11013116774GM04100General-Puppers Intry Output 44410G11013116076GM04100General-Puppers Intry Output 44410114100100100GM04100General-Puppers Intry Output 44410116170170100GM04100General-Puppers Intry Output 44410116170170170170GM04100General-Puppers Intry Output 43410116170170170170170GM04100General-Puppers Intry Output 431161161701	GPIO38	I/O	General-Purpose Input Output 38	38	E14	125	104	72
GrindHotGreend-Pyrope hysic Algorid Algorid AlgoridHotHotHotHotHotGrindHotGeneral-Pyrope hysic Algorid Algorid41HotHotRestGrindAlHotGeneral-Pyrope hysic Algorid Algorid41GrindHotRestGrindAHotGeneral-Pyrope hysic Algorid Algorid41GrindHotRestGrindAHotGeneral-Pyrope hysic Algorid Algorid41HotHotRestGrindAHotGeneral-Pyrope hysic Algorid Algorid41HotHotHotHotGrindAHotGeneral-Pyrope hysic Algorid Algorid41HotHotHotHotGrindAHotGeneral-Pyrope hysic Algorid Algorid41HotHotHotHotHotGrindAHotGeneral-Pyrope hysic Algorid Algorid11HotHotHotHotHotHotGrindAHotGeneral-Pyrope hysic Algorid Algorid13Hot <td< td=""><td>GPIO39</td><td>I/O</td><td>General-Purpose Input Output 39</td><td>39</td><td>P15</td><td>86</td><td></td><td></td></td<>	GPIO39	I/O	General-Purpose Input Output 39	39	P15	86		
GPO42H00General-Puppee Input Output 41410H10Be1B10BBGPO42H10General-Puppee Input Output 4145G16131IGFGPO44H10General-Puppee Input Output 4145G14114IIIGPO45H10General-Puppee Input Output 4145G15H16IIIGPO46H10General-Puppee Input Output 4147G16H20IIIIGPO47H10General-Puppee Input Output 4148H16G16G16G16III	GPIO40	I/O	General-Purpose Input Output 40	40	P16	87		
GPOQ2IVGeneral-Purges input Odu/u 4 Q42C1619110774GPOQ4IVOGeneral-Purges input Odu/u 4 445C1619110875GPOQ4IVOGeneral-Purges input Odu/u 4 444G16116IIIGPOQ4IVOGeneral-Purges input Odu/u 4 444G16128IIIGPOQ7IVOGeneral-Purges input Odu/u 4 444N1830III <td< td=""><td>GPIO41</td><td>I/O</td><td>General-Purpose Input Output 41</td><td>41</td><td>N15</td><td>89</td><td>73</td><td>50</td></td<>	GPIO41	I/O	General-Purpose Input Output 41	41	N15	89	73	50
GPO34IVGeneral-Purpose input Output A4361811810876GPO44IVGeneral-Purpose input Output A44G14114128IGPO44IVGeneral-Purpose input Output A47G15116IIGPO47IVGeneral-Purpose input Output A47D14128IIIGPO48IVGeneral-Purpose input Output A47M15129IIIGPO47IVGeneral-Purpose input Output A48M169070IIGPO48IVGeneral-Purpose input Output A50M149470IIIGPO51IVGeneral-Purpose input Output A51M1391II	GPIO42	I/O	General-Purpose Input Output 42	42	C16	130	107	74
GPIO44100General-Purpose input Output 45446464641616161616GPIO5600General-Purpose input Output 4646014128111GPIO47100General-Purpose input Output 474701616010011	GPIO43	I/O	General-Purpose Input Output 43	43	C15	131	108	75
GPIO45I/OGeneral-Purpose input Output 4545616116116116116GPIO47I/OGeneral-Purpose input Output 474717120120120120GPIO48I/OGeneral-Purpose input Output 4848M1602075120GPIO49I/OGeneral-Purpose input Output 4848M1602075120GPIO50I/OGeneral-Purpose input Output 5151M139477120GPIO51I/OGeneral-Purpose input Output 5151M139477120GPIO52I/OGeneral-Purpose input Output 5153K149676120GPIO54I/OGeneral-Purpose input Output 5553K141002855GPIO56I/OGeneral-Purpose input Output 5553K161028455GPIO57I/OGeneral-Purpose input Output 5553K161038555GPIO56I/OGeneral-Purpose input Output 5553K161038555GPIO57I/OGeneral-Purpose input Output 5553K161038555GPIO56I/OGeneral-Purpose input Output 5553K16110110110110GPIO57I/OGeneral-Purpose input Output 5554K16110110110110110110110110110110110110110110 <td< td=""><td>GPIO44</td><td>I/O</td><td>General-Purpose Input Output 44</td><td>44</td><td>G14</td><td>114</td><td></td><td></td></td<>	GPIO44	I/O	General-Purpose Input Output 44	44	G14	114		
GPC/30IPOGeneral-Puppers Input Output 4446D14D14D2D15D2D2D15D2	GPIO45	I/O	General-Purpose Input Output 45	45	G15	116		
GPIQ47         IO         General-Puppee Input Output 47         47         D 16         D 16         D 16         D 16         D 16           GPIQ46         IO         General-Puppee Input Output 48         46         M 16         D 2         7 S         L 10           GPIQ50         IO         General-Puppee Input Output 50         S0         M 14         D 3         R 10         R 10           GPIQ51         IO         General-Puppee Input Output 52         S2         L 14         D 6         P 70         B 10           GPIQ52         IO         General-Puppee Input Output 53         S3         L 15         D 6         P 70         B 10           GPIQ54         IO         General-Puppee Input Output 53         S5         K 13         D 70         B 10         B 10 <td>GPIO46</td> <td>I/O</td> <td>General-Purpose Input Output 46</td> <td>46</td> <td>D14</td> <td>128</td> <td></td> <td></td>	GPIO46	I/O	General-Purpose Input Output 46	46	D14	128		
GPC68100General-Purpose Input Oxlppt 4848N1601000GPC86100General-Purpose Input Oxlppt 4889M15812751GPC861100General-Purpose Input Oxlppt 5381M1381771GPC87100General-Purpose Input Oxlppt 5353116678771GPC87100General-Purpose Input Oxlppt 5353116678771GPC87100General-Purpose Input Oxlppt 5353116678771GPC87100General-Purpose Input Oxlppt 535311391833GPC87100General-Purpose Input Oxlppt 5353116102833GPC87100General-Purpose Input Oxlppt 5957K15102833GPC87100General-Purpose Input Oxlppt 5958K14102833GPC87100General-Purpose Input Oxlppt 5958K18103833 <td< td=""><td>GPIO47</td><td>I/O</td><td>General-Purpose Input Output 47</td><td>47</td><td>D15</td><td>129</td><td></td><td></td></td<>	GPIO47	I/O	General-Purpose Input Output 47	47	D15	129		
GPI030100General-Purpose Input Output 360400M169275M16GPI051100General-Purpose Input Output 35051M1394771GPI052100General-Purpose Input Output 3552L1496781GPI053100General-Purpose Input Output 3553L15969711GPI054100General-Purpose Input Output 3556K139108211GPI056100General-Purpose Input Output 3557K151008231GPI057100General-Purpose Input Output 3558K161038233GPI058100General-Purpose Input Output 3558K161038233GPI059100General-Purpose Input Output 3558K16103833	GPIO48	I/O	General-Purpose Input Output 48	48	N16	90		
GPI030U0General-Purpose input Output 5151M139376M13GPI051U0General-Purpose input Output 52S2L149578M13GPI053U0General-Purpose input Output 53S3L15969070M13GPI054U0General-Purpose input Output 55S5K1390RM13M14M13M14M13M14M13M14M13M14M13M14M13M14M13M14M13M14M13M14M13M14M14M13M14	GPIO49	I/O	General-Purpose Input Output 49	49	M15	92	75	
GPI051         U0         General-Purpose Input Output 52         51         N13         94         77         N           GPI053         U0         General-Purpose Input Output 53         S3         L 16         96         79         N           GPI054         U0         General-Purpose Input Output 55         S5         K13         100         8         N         N           GPI056         U0         General-Purpose Input Output 57         S7         K15         102         84         N           GPI058         U0         General-Purpose Input Output 57         S7         K15         102         84         S1           GPI058         U0         General-Purpose Input Output 58         S8         K16         103         85         S3           GPI058         U0         General-Purpose Input Output 58         S9         J16         104         86         S1           GPI054         U0         General-Purpose Input Output 62         62         H33         108         89         S1           GPI064         U0         General-Purpose Input Output 63         64         H14         110         91         92         80         61           GPI064         U0	GPIO50	I/O	General-Purpose Input Output 50	50	M14	93	76	
GPI032         U0         General-Purpose Input Output 32         S2         L14         95         78         1           GPI033         U0         General-Purpose Input Output 53         S3         L15         96         70         I           GPI035         U0         General-Purpose Input Output 55         S4         K13         90         L2         I           GPI035         U0         General-Purpose Input Output 57         S7         K15         102         84         I           GPI036         U0         General-Purpose Input Output 57         S7         K15         103         85         S1           GPI036         U0         General-Purpose Input Output 67         S7         K15         106         86         S1           GPI036         U0         General-Purpose Input Output 82         S8         K16         113         86         S1           GPI037         U0         General-Purpose Input Output 82         S2         H13         108         86         S1           GPI038         U0         General-Purpose Input Output 82         S2         H13         108         S1           GPI034         U0         General-Purpose Input Output 83         S3         H14	GPIO51	I/O	General-Purpose Input Output 51	51	M13	94	77	
GPI053I/OGeneral-Purpose Input Output 535115667781GPI056U/OGeneral-Purpose Input Output 5655K1397811GPI057U/OGeneral-Purpose Input Output 5757K15102841GPI058U/OGeneral-Purpose Input Output 5858K161038551GPI059U/OGeneral-Purpose Input Output 5959J161048654GPI059U/OGeneral-Purpose Input Output 5959J181088857GPI050U/OGeneral-Purpose Input Output 6161J131088857GPI051U/OGeneral-Purpose Input Output 6263H141109192GPI052U/OGeneral-Purpose Input Output 6363H141109192GPI054U/OGeneral-Purpose Input Output 6464H151112260GPI056U/OGeneral-Purpose Input Output 6563H161129311461GPI057U/OGeneral-Purpose Input Output 6663H131146161GPI056U/OGeneral-Purpose Input Output 6663H15133H462GPI057U/OGeneral-Purpose Input Output 6771816H12141161111111211112111111111111111111111111111111	GPIO52	I/O	General-Purpose Input Output 52	52	L14	95	78	
GPI064UOGeneral-Purpose Input Output 5464L16678081GPI056UOGeneral-Purpose Input Output 5555K14100827GPI057UOGeneral-Purpose Input Output 5757K151028453GPI057UOGeneral-Purpose Input Output 5757K161048654GPI057UOGeneral-Purpose Input Output 5757K161048654GPI050UOGeneral-Purpose Input Output 6759J161048654GPI051UOGeneral-Purpose Input Output 6161J131088957GPI052UOGeneral-Purpose Input Output 6262H131099058GPI054UOGeneral-Purpose Input Output 6363H14110919191GPI054UOGeneral-Purpose Input Output 6565H161129361GPI054UOGeneral-Purpose Input Output 6565H161129462GPI054UOGeneral-Purpose Input Output 656661513311071GPI054UOGeneral-Purpose Input Output 656861513311072GPI054UOGeneral-Purpose Input Output 717181413611172GPI057UOGeneral-Purpose Input Output 717181413611172GPI057UOGeneral-Pur	GPIO53	I/O	General-Purpose Input Output 53	53	L15	96	79	
GPI055         H0         General-Purpose Input Output 55         55         K14         100         82         1           GPI056         H0         General-Purpose Input Output 56         56         K14         100         84         1           GPI057         H0         General-Purpose Input Output 58         57         K15         103         85         53           GPI058         H0         General-Purpose Input Output 59         50         J16         104         86         54           GPI060         H0         General-Purpose Input Output 60         60         J15         108         88         57           GPI061         H0         General-Purpose Input Output 62         62         H13         109         90         58           GPI062         H0         General-Purpose Input Output 63         63         H14         110         92         60           GPI064         H0         General-Purpose Input Output 65         66         G13         113         64         62           GPI067         H0         General-Purpose Input Output 66         68         134         130         100         113         144         120         114         114         116         116	GPIO54	I/O	General-Purpose Input Output 54	54	L16	97	80	
GPI068         I/O         General-Purpose Input Output 57         57         K15         102         84           GPI057         I/O         General-Purpose Input Output 57         57         K15         102         84           GPI058         I/O         General-Purpose Input Output 58         58         K16         104         86         54           GPI068         I/O         General-Purpose Input Output 60         60         J15         106         88         56           GPI061         I/O         General-Purpose Input Output 62         62         H13         109         90         58           GPI064         I/O         General-Purpose Input Output 63         66         H16         112         93         61           GPI064         I/O         General-Purpose Input Output 65         66         G13         H13         94         62           GPI065         I/O         General-Purpose Input Output 66         66         G13         H13         94         62           GPI066         I/O         General-Purpose Input Output 67         67         B16         132         100         67           GPI067         I/O         General-Purpose Input Output 70         70         C14	GPIO55	I/O	General-Purpose Input Output 55	55	К13	99		
GPI057100General-Purpose Input Output 5757K15102841GPI058100General-Purpose Input Output 5858K161038553GPI069100General-Purpose Input Output 6060J151088856GPI061100General-Purpose Input Output 6161J131088957GPI062100General-Purpose Input Output 6262H131099058GPI063100General-Purpose Input Output 6363H14110919161GPI064100General-Purpose Input Output 6366H161129361GPI064100General-Purpose Input Output 6366H161129361GPI067100General-Purpose Input Output 6367B1613211072GPI068100General-Purpose Input Output 6368B1513410076GPI067100General-Purpose Input Output 6369A1513411071GPI067100General-Purpose Input Output 7771B1613211076GPI071100General-Purpose Input Output 7771B1314171GPI071100General-Purpose Input Output 7773B13141116113GPI073100General-Purpose Input Output 7775A1314116114GPI074100Ge	GPIO56	I/O	General-Purpose Input Output 56	56	K14	100	82	
GPI068         I/O         General-Purpose Input Output 58         58         K16         103         85         53           GPI069         I/O         General-Purpose Input Output 60         60         J15         106         88         56           GPI060         I/O         General-Purpose Input Output 61         61         J13         108         89         57           GPI062         I/O         General-Purpose Input Output 62         62         H13         108         89         57           GPI063         I/O         General-Purpose Input Output 63         63         H14         110         91         69           GPI064         I/O         General-Purpose Input Output 64         64         H15         111         82         60           GPI065         I/O         General-Purpose Input Output 66         66         G13         113         04         62           GPI066         I/O         General-Purpose Input Output 70         70         C14         135         110         76           GPI068         I/O         General-Purpose Input Output 71         71         B14         136         111         77           GPI067         I/O         General-Purpose Input Output 71	GPI057	I/O	General-Purpose Input Output 57	57	K15	102	84	
GPIOS9         I/0         General-Purpose Input Output 59         59         J16         104         86         54           GPIOG0         I/0         General-Purpose Input Output 60         60         J15         106         88         56           GPIOG1         I/0         General-Purpose Input Output 62         62         H13         109         90         58           GPIOG3         I/0         General-Purpose Input Output 62         62         H13         109         90         58           GPIOG4         I/0         General-Purpose Input Output 63         63         H14         110         91         59           GPIOG5         I/0         General-Purpose Input Output 65         65         H16         112         93         61           GPIOG6         I/0         General-Purpose Input Output 66         66         613         133         109         14           GPIOG6         I/0         General-Purpose Input Output 70         70         C14         135         110         77           GPIOG7         I/0         General-Purpose Input Output 72         72         A14         139         114         80           GPIO73         I/0         General-Purpose Input Output 73	GPIO58	I/O	General-Purpose Input Output 58	58	K16	103	85	53
GP1080         I/O         General-Purpose Input Output 80         80         J15         106         88         56           GP1061         I/O         General-Purpose Input Output 61         61         J13         108         89         57           GP1062         I/O         General-Purpose Input Output 63         62         H13         109         90         58           GP1063         I/O         General-Purpose Input Output 63         63         H14         110         91         59           GP1064         I/O         General-Purpose Input Output 65         65         H16         112         93         61           GP1067         I/O         General-Purpose Input Output 67         67         B16         132         7         100           GP1068         I/O         General-Purpose Input Output 68         68         B15         133         109         7           GP1070         I/O         General-Purpose Input Output 71         70         C14         135         110         7           GP1071         I/O         General-Purpose Input Output 71         71         B14         136         111         7           GP1073         I/O         General-Purpose Input Output 73	GPIO59	I/O	General-Purpose Input Output 59	59	J16	104	86	54
GPIC61         I/O         General-Purpose Input Output 61         61         J13         108         89         57           GPIC62         I/O         General-Purpose Input Output 62         62         H13         109         90         58           GPIC64         I/O         General-Purpose Input Output 64         63         H14         110         91         69           GPIC64         I/O         General-Purpose Input Output 65         66         H16         112         93         61           GPIC66         I/O         General-Purpose Input Output 65         66         H16         132         7         7           GPIC67         I/O         General-Purpose Input Output 67         67         B16         132         7         7           GPIC68         I/O         General-Purpose Input Output 70         70         C14         135         110         7           GPIC70         I/O         General-Purpose Input Output 71         71         B14         136         111         7           GPIC72         I/O         General-Purpose Input Output 73         73         E13         140         141         161           GPIC74         I/O         General-Purpose Input Output 76	GPIO60	I/O	General-Purpose Input Output 60	60	J15	106	88	56
GPI062I/OGeneral-Purpose Input Output 6262H131099088GPI063I/OGeneral-Purpose Input Output 6363H141109159GPI064I/OGeneral-Purpose Input Output 6364H151119260GPI065I/OGeneral-Purpose Input Output 6665H161129361GPI066I/OGeneral-Purpose Input Output 6767B16132II100GPI067I/OGeneral-Purpose Input Output 6868B15134I100IGPI068I/OGeneral-Purpose Input Output 7070C1413511076GPI070I/OGeneral-Purpose Input Output 7171B1413611177GPI071I/OGeneral-Purpose Input Output 7272A1413911480GPI073I/OGeneral-Purpose Input Output 7373E13140IIGPI074I/OGeneral-Purpose Input Output 7575C13141IIIGPI074I/OGeneral-Purpose Input Output 7676B13141IIIIGPI074I/OGeneral-Purpose Input Output 7575C13142IIIIIIIIIIIIIIIIIIIIIIIIIIIII <td>GPIO61</td> <td>I/O</td> <td>General-Purpose Input Output 61</td> <td>61</td> <td>J13</td> <td>108</td> <td>89</td> <td>57</td>	GPIO61	I/O	General-Purpose Input Output 61	61	J13	108	89	57
GPI063         I/O         General-Purpose Input Output 63         63         H14         110         91         59           GPI064         I/O         General-Purpose Input Output 64         64         H15         111         92         60           GPI065         I/O         General-Purpose Input Output 65         65         H16         112         93         61           GPI066         I/O         General-Purpose Input Output 66         66         G13         113         94         62           GPI068         I/O         General-Purpose Input Output 68         68         B15         133         109         I/O           GPI069         I/O         General-Purpose Input Output 70         70         C14         136         111         77           GPI071         I/O         General-Purpose Input Output 73         73         E13         140         I/O         I/O         General-Purpose Input Output 73         73         E13         141         I/O         I/O         General-Purpose Input Output 75         75         C13         142         I/O         General-Purpose Input Output 75         75         C13         142         I/O         General-Purpose Input Output 75         75         C13         142         I/O<	GPIO62	I/O	General-Purpose Input Output 62	62	H13	109	90	58
GPI064         I/O         General-Purpose Input Output 65         65         H16         111         92         60           GPI065         I/O         General-Purpose Input Output 65         65         H16         112         93         61           GPI066         I/O         General-Purpose Input Output 67         67         B16         132         I         94         62           GPI068         I/O         General-Purpose Input Output 68         68         B15         133         109         I           GPI069         I/O         General-Purpose Input Output 70         70         C14         136         111         77           GPI071         I/O         General-Purpose Input Output 71         71         B14         136         111         77           GPI073         I/O         General-Purpose Input Output 72         72         A14         139         114         80           GPI074         I/O         General-Purpose Input Output 75         75         C13         142         I         141         15         I           GPI074         I/O         General-Purpose Input Output 75         75         C13         142         I         I         I         I         I	GPIO63	I/O	General-Purpose Input Output 63	63	H14	110	91	59
GPI065         I/O         General-Purpose Input Output 65         65         H16         112         93         61           GPI066         I/O         General-Purpose Input Output 66         66         G13         113         94         62           GPI067         I/O         General-Purpose Input Output 67         67         B16         132         Image: Constraint of the constrai	GPIO64	I/O	General-Purpose Input Output 64	64	H15	111	92	60
GPI066         10         General-Purpose Input Output 66         66         G13         113         94         62           GPI067         10         General-Purpose Input Output 67         67         B16         132         109         1           GPI068         10         General-Purpose Input Output 68         68         B15         134         109         1           GPI070         10         General-Purpose Input Output 70         70         C14         135         110         76           GPI071         10         General-Purpose Input Output 72         72         A14         136         111         77           GPI072         10         General-Purpose Input Output 73         73         E13         140         80           GPI074         10         General-Purpose Input Output 74         74         D13         141         80           GPI075         10         General-Purpose Input Output 75         75         C13         142         15         160           GPI076         10         General-Purpose Input Output 76         76         B13         143         116         17           GPI076         10         General-Purpose Input Output 78         78         D12 <td< td=""><td>GPIO65</td><td>I/O</td><td>General-Purpose Input Output 65</td><td>65</td><td>H16</td><td>112</td><td>93</td><td>61</td></td<>	GPIO65	I/O	General-Purpose Input Output 65	65	H16	112	93	61
GPI067         I/O         General-Purpose Input Output 67         67         B16         132         Image: Constraint of the constr	GPIO66	I/O	General-Purpose Input Output 66	66	G13	113	94	62
GPI068         I/O         General-Purpose Input Output 68         68         B15         133         109         Inc.           GPI069         I/O         General-Purpose Input Output 70         70         C14         135         110         76           GPI070         I/O         General-Purpose Input Output 70         70         C14         135         110         76           GPI071         I/O         General-Purpose Input Output 72         72         A14         139         114         80           GPI072         I/O         General-Purpose Input Output 73         73         E13         140         C         C           GPI074         I/O         General-Purpose Input Output 74         74         D13         141         C         C           GPI075         I/O         General-Purpose Input Output 76         75         C13         142         C         C         C           GPI076         I/O         General-Purpose Input Output 78         78         D12         145         117         C           GPI077         I/O         General-Purpose Input Output 78         78         D12         146         C         C         C         C         C         C         C	GPIO67	I/O	General-Purpose Input Output 67	67	B16	132		
GPI069         I/O         General-Purpose Input Output 69         69         A15         134         Image: Constraint of the constr	GPIO68	I/O	General-Purpose Input Output 68	68	B15	133	109	
GPI070         I/O         General-Purpose Input Output 70         70         C14         135         110         76           GPI071         I/O         General-Purpose Input Output 72         72         A14         136         111         77           GPI073         I/O         General-Purpose Input Output 72         72         A14         139         114         80           GPI073         I/O         General-Purpose Input Output 73         73         E13         140	GPIO69	I/O	General-Purpose Input Output 69	69	A15	134		
GPIO71         I/O         General-Purpose Input Output 71         71         B14         136         111         77           GPIO72         I/O         General-Purpose Input Output 72         72         A14         139         114         80           GPIO73         I/O         General-Purpose Input Output 73         73         E13         140         -         -           GPIO74         I/O         General-Purpose Input Output 74         74         D13         141         -         -         -           GPIO75         I/O         General-Purpose Input Output 75         75         C13         143         115         -         -           GPIO76         I/O         General-Purpose Input Output 77         77         A13         144         116         -         -           GPIO77         I/O         General-Purpose Input Output 77         77         A13         144         116         -	GPI070	I/O	General-Purpose Input Output 70	70	C14	135	110	76
GPIO72         I/O         General-Purpose Input Output 72         72         A14         139         114         80           GPIO73         I/O         General-Purpose Input Output 73         73         E13         140         Image: Constraint of the constr	GPI071	I/O	General-Purpose Input Output 71	71	B14	136	111	77
GPI073         I/O         General-Purpose Input Output 73         73         E13         140         Image: Constraint of the state of	GPI072	I/O	General-Purpose Input Output 72	72	A14	139	114	80
GPI074         I/O         General-Purpose Input Output 74         74         D13         141         Image: Constraint of the state of	GPI073	I/O	General-Purpose Input Output 73	73	E13	140		
GPIO75         I/O         General-Purpose Input Output 75         75         C13         142         Image: Constraint of the constr	GPI074	I/O	General-Purpose Input Output 74	74	D13	141		
GPIO76         I/O         General-Purpose Input Output 76         76         B13         143         115           GPIO77         I/O         General-Purpose Input Output 77         77         A13         144         116	GPI075	I/O	General-Purpose Input Output 75	75	C13	142		
GPI077         I/O         General-Purpose Input Output 77         77         A13         144         116           GPI078         I/O         General-Purpose Input Output 78         78         D12         145         117         Image: Constraint of the const	GPI076	I/O	General-Purpose Input Output 76	76	B13	143	115	
GPI078         I/O         General-Purpose Input Output 78         78         D12         145         117           GPI079         I/O         General-Purpose Input Output 79         79         C12         146             GPI080         I/O         General-Purpose Input Output 80         80         B12               GPI081         I/O         General-Purpose Input Output 81         81         A12	GPI077	I/O	General-Purpose Input Output 77	77	A13	144	116	
GPIO79I/OGeneral-Purpose Input Output 7979C12146IGPI080I/OGeneral-Purpose Input Output 8080B12IIIGPI081I/OGeneral-Purpose Input Output 8181A12IIIIGPI082I/OGeneral-Purpose Input Output 8282D10IIIIIGPI083I/OGeneral-Purpose Input Output 8383A11III<	GPI078	I/O	General-Purpose Input Output 78	78	D12	145	117	
GPI080I/OGeneral-Purpose Input Output 8080B12Image: Constraint of the second seco	GPI079	I/O	General-Purpose Input Output 79	79	C12	146		
GPI081I/OGeneral-Purpose Input Output 8181A12IIGPI082I/OGeneral-Purpose Input Output 8282D10IIIGPI083I/OGeneral-Purpose Input Output 8383A11IIIIGPI084I/OGeneral-Purpose Input Output 8383A11II81IGPI085I/OGeneral-Purpose Input Output 8484D1114811981GPI086I/OGeneral-Purpose Input Output 8585B11IIIIGPI086I/OGeneral-Purpose Input Output 8686C11II	GPIO80	I/O	General-Purpose Input Output 80	80	B12			
GPI082I/OGeneral-Purpose Input Output 8282D10Image: Constraint of the second seco	GPIO81	1/0	General-Purpose Input Output 81	81	A12			
GPI083I/OGeneral-Purpose Input Output 8383A11Image: Constraint of the constra	GPIO82	1/0	General-Purpose Input Output 82	82	D10			
GPI084I/OGeneral-Purpose Input Output 8484D1114811981GPI085I/OGeneral-Purpose Input Output 8585B11Image: Constraint of the second sec	GPI083	1/0	General-Purpose Input Output 83	83	A11			
GPIO85I/OGeneral-Purpose Input Output 8585B11I/OI/OI/OGPIO86I/OGeneral-Purpose Input Output 8686C11I/OI/OI/OGPIO87I/OGeneral-Purpose Input Output 8787C10I/OI/OI/OGPIO88I/OGeneral-Purpose Input Output 8888C3I/OI/OI/OGPIO89I/OGeneral-Purpose Input Output 8989D4I/OI/OI/OGPIO90I/OGeneral-Purpose Input Output 9090D3I/OI/OI/OGPIO91I/OGeneral-Purpose Input Output 9191D2I/OI/OI/O	GPIO84	1/0	General-Purpose Input Output 84	84	D11	148	119	81
GPI086       I/O       General-Purpose Input Output 86       86       C11       Image: Constraint of the constraint	GPI085	1/0	General-Purpose Input Output 85	85	B11			
GPI087       I/O       General-Purpose Input Output 87       87       C10       Image: Constraint of the constraint	GPIO86	1/0	General-Purpose Input Output 86	86	C11			
GPI088     I/O     General-Purpose Input Output 88     88     C3       GPI089     I/O     General-Purpose Input Output 89     89     D4       GPI090     I/O     General-Purpose Input Output 90     90     D3       GPI091     I/O     General-Purpose Input Output 91     91     D2	GPI087	1/0	General-Purpose Input Output 87	87	C10			+
GPI089         I/O         General-Purpose Input Output 89         89         D4         Image: Constant approximation of the constant approximate approximate approximation of the constant approximate approxi	GPIO88		General-Purpose Input Output 88	88	C3			
GPI090         I/O         General-Purpose Input Output 90         90         D3         Image: Control of the purpose Input Output 91           GPI091         I/O         General-Purpose Input Output 91         91         D2         Image: Control of the purpose Input Output 91	GPI089		General-Purpose Input Output 89	89	D4			-
GPI091         I/O         General-Purpose Input Output 01         01         D2	GPI090	1/0	General-Purpose Input Output 90	90	D3			
	GPI091	1/0	General-Purpose Input Output 91	91	D2			



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
GPIO92	I/O	General-Purpose Input Output 92	92	E2			
GPIO93	I/O	General-Purpose Input Output 93	93	E3			
GPIO94	I/O	General-Purpose Input Output 94	94	E4			
GPIO95	I/O	General-Purpose Input Output 95	95	E5			
GPIO96	I/O	General-Purpose Input Output 96	96	F3			
GPIO97	I/O	General-Purpose Input Output 97	97	F4			
GPIO98	I/O	General-Purpose Input Output 98	98	F5			
GPIO99	I/O	General-Purpose Input Output 99	99	G5			
GPIO100	I/O	General-Purpose Input Output 100	100	B4			
GPIO101	I/O	General-Purpose Input Output 101	101	B5			
GPIO103	I/O	General-Purpose Input Output 103	103	D16	126	105	
GPIO105	I/O	General-Purpose Input Output 105	105	J14			
GPIO127	I/O	General-Purpose Input Output 127	127	F13	118	97	64
GPIO219	I/O	General-Purpose Input Output 219	219	M16	91	74	51
GPIO220	I/O	General-Purpose Input Output 220	220	E16	123	102	70
GPIO221	I/O	General-Purpose Input Output 221	221	F16	121	100	68
GPIO222	I/O	General-Purpose Input Output 222	222	T14	77	64	42
GPIO223	I/O	General-Purpose Input Output 223	223	R14	78	65	43
GPIO224	I/O	General-Purpose Input Output 224	224	L5	26	18	13
GPI0225	I/O	General-Purpose Input Output 225	225	K5	25	17	12
GPIO226	I/O	General-Purpose Input Output 226	226	H4	22	16	
GPI0227	I/O	General-Purpose Input Output 227	227	НЗ	21		
GPIO228	I/O	General-Purpose Input Output 228	228	G3	18		
GPIO229	I/O	General-Purpose Input Output 229	229	G4	17		
GPIO230	1/0	General-Purpose Input Output 230	230	J5	24		
GPIO231	I/O	General-Purpose Input Output 231	231	H5	23		
GPIO232	I/O	General-Purpose Input Output 232	232	H2	20	15	11
GPIO233	I/O	General-Purpose Input Output 233	233	H1	19	14	10
GPIO234	I/O	General-Purpose Input Output 234	234	G2	16	13	
GPIO235	I/O	General-Purpose Input Output 235	235	G1	15	12	
GPIO236	I/O	General-Purpose Input Output 236	236	M8	63		
GPI0237	I/O	General-Purpose Input Output 237	237	M9	64		
GPIO238	I/O	General-Purpose Input Output 238	238	N12	69	58	40
GPIO239	I/O	General-Purpose Input Output 239	239	P12	70	59	41
GPIO240	I/O	General-Purpose Input Output 240	240	N10	65		
GPIO241	I/O	General-Purpose Input Output 241	241	N11	66	55	
GPIO242	I/O	General-Purpose Input Output 242	242	T12	71	60	
GPIO243	I/O	General-Purpose Input Output 243	243	R12	72	61	
GPI0244	I/O	General-Purpose Input Output 244	244	R13	75		
GPI0245	I/O	General-Purpose Input Output 245	245	T13	76		
GPIO246	I/O	General-Purpose Input Output 246	246	P11	67	56	38
GPI0247	I/O	General-Purpose Input Output 247	247	R11	68	57	39
GPIO248	I/O	General-Purpose Input Output 248	248	P13	73	62	
GPIO249	I/O	General-Purpose Input Output 249	249	N13	74	63	
I2CA_SCL	I/OD	I2C-A Open-Drain Bidirectional Clock	1, 10, 18, 33, 43, 57, 92, 105, 239	A7, C5, C15, E2, F2, J14, K15, P12, P14	13, 70, 102, 131, 161, 172	10, 59, 84, 108, 129, 140	8, 41, 75, 89, 98
I2CA_SDA	I/OD	I2C-A Open-Drain Bidirectional Data	0, 15, 29, 31, 32, 42, 56, 91, 237, 242	A8, A9, B10, C4, C16, D2, G16, K14, M9, T12	1, 64, 71, 100, 117, 130, 149, 151, 160	1, 60, 82, 96, 107, 121, 128	1, 74, 82, 84, 88
I2CB_SCL	I/OD	I2C-B Open-Drain Bidirectional Clock	3, 23, 35, 41, 69, 222, 230	A15, B8, C7, E1, J5, N15, T14	10, 24, 77, 89, 134, 159, 163	64, 73, 127, 131	42, 50, 87, 91
I2CB_SDA	I/OD	I2C-B Open-Drain Bidirectional Data	2, 22, 34, 40, 66, 223, 225	B7, D1, F1, G13, K5, P16, R14	9, 14, 25, 78, 87, 113, 162	7, 11, 17, 65, 94, 130	9, 12, 43, 62, 90
LINA_RX	I	LIN-A Receive	7, 15, 236	C4, C6, M8	1, 63, 167	1, 135	1
LINA_TX	0	LIN-A Transmit	6, 14, 237, 247	B3, B6, M9, R11	64, 68, 166, 176	57, 134, 144	39, 94



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
LINB_RX	I	LIN-B Receive	25, 68, 233	B15, D8, H1	19, 133, 157	14, 109, 125	10, 86
LINB_TX	0	LIN-B Transmit	24, 67, 228, 239	B16, C8, G3, P12	18, 70, 132, 158	59, 126	41
MCANA_RX	I	MCAN-A Receive	65, 229, 235	G1, G4, H16	15, 17, 112	12, 93	61
MCANA_TX	0	MCAN-A Transmit	64, 234	G2, H15	16, 111	13, 92	60
MCANB_RX	I	MCAN-B Receive	7, 20, 40, 44, 72	A14, C1, C6, G14, P16	6, 87, 114, 139, 167	114, 135	80
MCANB_TX	0	MCAN-B Transmit	6, 21, 41, 45, 73	B6, C2, E13, G15, N15	7, 89, 116, 140, 166	73, 134	50, 94
MCANC_RX	I	MCAN-C Receive	5, 10, 23, 30, 36, 58, 61, 62, 70, 75, 221, 246, 247	A6, A10, B8, C5, C13, C14, F16, H13, J13, K16, N14, P11, R11	67, 68, 103, 108, 109, 121, 135, 142, 150, 159, 165, 172	56, 57, 85, 89, 90, 100, 110, 120, 127, 133, 140	38, 39, 53, 57, 58, 68, 76, 83, 87, 93, 98
MCANC_TX	О	MCAN-C Transmit	4, 8, 19, 22, 31, 37, 59, 62, 63, 71, 74, 220	B1, B10, B14, D6, D7, D13, E16, F1, H13, H14, J16, R16	5, 14, 85, 104, 109, 110, 123, 136, 141, 149, 164, 170	5, 11, 86, 90, 91, 102, 111, 132, 138	9, 54, 58, 59, 70, 77, 82, 92, 96
MCAND_RX	I	MCAN-D Receive	1, 17, 57, 68, 92, 224, 231	A7, B2, B15, E2, H5, K15, L5	4, 23, 26, 102, 133, 161	4, 18, 84, 109, 129	4, 13, 89
MCAND_TX	0	MCAN-D Transmit	0, 16, 56, 67, 91, 226	A8, B16, D2, D5, H4, K14	2, 22, 100, 132, 160	2, 16, 82, 128	2, 88
MCANE_RX	I	MCAN-E Receive	25, 47, 77	A13, D8, D15	129, 144, 157	116, 125	86
MCANE_TX	0	MCAN-E Transmit	24, 26, 46, 76	B9, B13, C8, D14	128, 143, 156, 158	115, 124, 126	85
MCANF_RX	I	MCAN-F Receive	3, 51, 84	C7, D11, M13	94, 148, 163	77, 119, 131	81, 91
MCANF_TX	0	MCAN-F Transmit	2, 50, 78	B7, D12, M14	93, 145, 162	76, 117, 130	90
OUTPUTXBAR1	0	Output X-BAR Output 1	2, 24, 34, 219, 226, 228	B7, C8, D1, G3, H4, M16	9, 18, 22, 91, 158, 162	7, 16, 74, 126, 130	51, 90
OUTPUTXBAR2	0	Output X-BAR Output 2	3, 25, 37, 220, 231, 233	C7, D8, E16, H1, H5, R16	19, 23, 85, 123, 157, 163	14, 102, 125, 131	10, 70, 86, 91
OUTPUTXBAR3	ο	Output X-BAR Output 3	4, 5, 14, 26, 48, 60, 221, 230, 232	A6, B3, B9, D7, F16, H2, J5, J15, N16	20, 24, 90, 106, 121, 156, 164, 165, 176	15, 88, 100, 124, 132, 133, 144	11, 56, 68, 85, 92, 93
OUTPUTXBAR4	о	Output X-BAR Output 4	6, 15, 27, 49, 61, 222, 225, 227	B6, C4, C9, H3, J13, K5, M15, T14	1, 21, 25, 77, 92, 108, 155, 166	1, 17, 64, 75, 89, 134	1, 12, 42, 57, 94
OUTPUTXBAR5	0	Output X-BAR Output 5	7, 28, 223, 224, 247	C6, D9, L5, R11, R14	26, 68, 78, 154, 167	18, 57, 65, 135	13, 39, 43
OUTPUTXBAR6	0	Output X-BAR Output 6	9, 29, 73, 236, 238	A5, A9, E13, M8, N12	63, 69, 140, 151, 171	58, 121, 139	40, 84, 97
OUTPUTXBAR7	0	Output X-BAR Output 7	11, 16, 30, 237, 246	A4, A10, D5, M9, P11	2, 64, 67, 150, 173	2, 56, 120, 141	2, 38, 83, 99
OUTPUTXBAR8	0	Output X-BAR Output 8	14, 17, 31, 72, 239	A14, B2, B3, B10, P12	4, 70, 139, 149, 176	4, 59, 114, 144	4, 41, 80, 82
OUTPUTXBAR9	0	Output X-BAR Output 9	0, 32, 40, 91, 242	A8, D2, G16, P16, T12	71, 87, 117, 160	60, 96, 128	88
OUTPUTXBAR10	0	Output X-BAR Output 10	1, 33, 41, 92	A7, E2, N15, P14	89, 161	73, 129	50, 89
OUTPUTXBAR11	0	Output X-BAR Output 11	5, 34, 93	A6, D1, E3	9, 165	7, 133	93
OUTPUTXBAR12	0	Output X-BAR Output 12	8, 35, 94	D6, E1, E4	10, 170	138	96
OUTPUTXBAR13	0	Output X-BAR Output 13	10, 36, 42, 95	C5, C16, E5, N14	130, 172	107, 140	74, 98
OUTPUTXBAR14	0	Output X-BAR Output 14	12, 37, 43, 44, 96	A3, C15, F3, G14, R16	85, 114, 131, 174	108, 142	75, 100
OUTPUTXBAR15	0	Output X-BAR Output 15	13, 38, 45, 97	A2, E14, F4, G15	116, 125, 175	104, 143	72
OUTPUTXBAR16	0	Output X-BAR Output 16	15, 39, 75, 98	C4, C13, F5, P15	1, 86, 142	1	1
PMBUSA_ALERT	I/OD	PMBus-A Open-Drain Bidirectional Alert Signal	11, 18, 19	A4, B1, F2	5, 13, 173	5, 10, 141	8, 99
PMBUSA_CTL	I/O	PMBus-A Control Signal - Target Input/Controller Output	12, 15, 26	A3, B9, C4	1, 156, 174	1, 124, 142	1, 85, 100
PMBUSA_SCL	I/OD	PMBus-A Open-Drain Bidirectional Clock	10, 14, 23	B3, B8, C5	159, 172, 176	127, 140, 144	87, 98
PMBUSA_SDA	I/OD	PMBus-A Open-Drain Bidirectional Data	13, 22, 25, 29	A2, A9, D8, F1	14, 151, 157, 175	11, 121, 125, 143	9, 84, 86
SD1_C1	I	SDFM-1 Channel 1 Clock Input	17, 49, 53, 64, 96, 235	B2, F3, G1, H15, L4, L15, M15, N8	4, 15, 34, 92, 96, 111	4, 12, 26, 75, 79, 92	4, 17, 60
SD1_C2	I	SDFM-1 Channel 2 Clock Input	19, 51, 54, 66, 98, 248	B1, F5, G13, L16, M13, P13, R2, R8	5, 45, 73, 94, 97, 113	5, 37, 62, 77, 80, 94	26, 62



Table 5-3.	Digital	Signals	(continued)
------------	---------	---------	-------------

SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
SD1_C3	I	SDFM-1 Channel 3 Clock Input	21, 53, 55, 68, 90, 127, 226, 231	B15, C2, D3, F13, H4, H5, K13, L15, N7, R3	7, 22, 23, 47, 96, 99, 118, 133	16, 39, 79, 97, 109	28, 64
SD1_C4	I	SDFM-1 Channel 4 Clock Input	55, 56, 70, 229	C14, G4, K13, K14, M7, R5	17, 57, 99, 100, 135	49, 82, 110	34, 76
SD1_D1	I	SDFM-1 Channel 1 Data Input	16, 36, 48, 63, 95, 100, 246	B4, D5, E5, H14, L3, N14, N16, P8, P11	2, 33, 67, 90, 110	2, 25, 56, 91	2, 16, 38, 59
SD1_D2	I	SDFM-1 Channel 2 Data Input	37, 50, 65, 97, 249	F4, H16, M14, N13, R16, T2, T8	46, 74, 85, 93, 112	38, 63, 76, 93	27, 61
SD1_D3	I	SDFM-1 Channel 3 Data Input	20, 38, 52, 67, 89, 226, 238	B16, C1, D4, E14, H4, L14, N12, P7, T3	6, 22, 48, 69, 95, 125, 132	16, 40, 58, 78, 104	29, 40, 72
SD1_D4	I	SDFM-1 Channel 4 Data Input	39, 54, 69, 74, 77, 80, 234, 242	A13, A15, B12, D13, G2, L16, M6, P15, R6, T12	16, 58, 71, 86, 97, 134, 141, 144	13, 50, 60, 80, 116	35
SD2_C1	I	SDFM-2 Channel 1 Clock Input	25, 40, 57, 80, 219, 233	B12, D8, H1, K15, M16, P3, P16, R7	19, 49, 87, 91, 102, 157	14, 41, 74, 84, 125	10, 30, 51, 86
SD2_C2	I	SDFM-2 Channel 2 Clock Input	27, 48, 58, 59, 74, 227	C9, D13, H3, J16, K16, M1, N16, R10	21, 36, 90, 103, 104, 141, 155	28, 85, 86	53, 54
SD2_C3	I	SDFM-2 Channel 3 Clock Input	59, 61, 76, 238	B13, J13, J16, L2, N12, P9	32, 69, 104, 108, 143	24, 58, 86, 89, 115	40, 54, 57
SD2_C4	I	SDFM-2 Channel 4 Clock Input	31, 60, 63, 78, 239	B10, D12, H14, J15, K4, P10, P12	30, 70, 106, 110, 145, 149	22, 59, 88, 91, 117	41, 56, 59, 82
SD2_D1	I	SDFM-2 Channel 1 Data Input	24, 41, 49, 56, 79, 228	C8, C12, G3, K14, M15, N15, P4, T7	18, 50, 89, 92, 100, 146, 158	42, 73, 75, 82, 126	31, 50
SD2_D2	I	SDFM-2 Channel 2 Data Input	26, 50, 58, 73, 242	B9, E13, K16, M2, M14, R9, T12	35, 71, 93, 103, 140, 156	27, 60, 76, 85, 124	53, 85
SD2_D3	I	SDFM-2 Channel 3 Data Input	28, 51, 75, 247	C13, D9, L1, M13, N9, R11	31, 68, 94, 142, 154	23, 57, 77	39
SD2_D4	I	SDFM-2 Channel 4 Data Input	30, 52, 62, 77, 243	A10, A13, H13, K3, L14, R12, T11	29, 72, 95, 109, 144, 150	21, 61, 78, 90, 116, 120	58, 83
SD3_C1	I	SDFM-3 Channel 1 Clock Input	72, 76, 105, 245	A14, B13, J14, N4, T13	51, 76, 139, 143	43, 114, 115	80
SD3_C2	I	SDFM-3 Channel 2 Clock Input	78, 82, 84	D10, D11, D12, P5, R1	44, 55, 145, 148	36, 47, 117, 119	25, 81
SD3_C3	I	SDFM-3 Channel 3 Clock Input	80, 86, 221	B12, C11, F16, M3, T5	40, 59, 121	32, 51, 100	21, 68
SD3_C4	I	SDFM-3 Channel 4 Clock Input	44, 46, 88, 223	C3, D14, G14, P2, R14, T10	42, 78, 114, 128	34, 65	23, 43
SD3_D1	I	SDFM-3 Channel 1 Data Input	71, 77, 232	A13, B14, H2, M5	20, 52, 136, 144	15, 44, 111, 116	11, 77
SD3_D2	I	SDFM-3 Channel 2 Data Input	72, 79, 83	A11, A14, C12, N5, P1	43, 56, 139, 146	35, 48, 114	24, 80
SD3_D3	I	SDFM-3 Channel 3 Data Input	57, 81, 85, 220	A12, B11, E16, K15, M4, T6	39, 60, 102, 123	31, 52, 84, 102	20, 70
SD3_D4	I	SDFM-3 Channel 4 Data Input	45, 87, 222	C10, G15, N3, T9, T14	41, 77, 116	33, 64	22, 42
SD4_C1	I	SDFM-4 Channel 1 Clock Input	14, 90, 225	B3, D3, K2, K5	25, 176	17, 144	12
SD4_C2	I	SDFM-4 Channel 2 Clock Input	12, 92, 236	A3, E2, J2, M8	63, 174	142	100
SD4_C3	I	SDFM-4 Channel 3 Clock Input	40, 42, 47, 94, 240	C16, D15, E4, J4, N10, P16	65, 87, 129, 130	107	74
SD4_C4	I	SDFM-4 Channel 4 Clock Input	42, 100, 103, 244	B4, C16, D16, N6, R13	75, 126, 130	105, 107	74
SD4_D1	1	SDFM-4 Channel 1 Data Input	11, 89, 230	A4, D4, J5, K1	24, 173	141	99
SD4_D2	I	SDFM-4 Channel 2 Data Input	13, 91, 224	A2, D2, J1, L5	26, 175	18, 143	13
SD4_D3	I	SDFM-4 Channel 3 Data Input	41, 93, 237	E3, J3, M9, N15	64, 89	73	50
SD4_D4	1	SDFM-4 Channel 4 Data Input	43, 73, 76, 78, 99, 241	B13, C15, D12, E13, G5, N11, P6	66, 131, 140, 143, 145	55, 108, 115, 117	75
SENT1	I/O	SENT Input Pin 1	15, 58, 235, 242	C4, G1, K16, T12	1, 15, 71, 103	1, 12, 60, 85	1, 53
SENT2	I/O	SENT Input Pin 2	10, 59, 234, 243	C5, G2, J16, R12	16, 72, 104, 172	13, 61, 86, 140	54, 98
SENT3	I/O	SENT Input Pin 3	29, 60, 229, 248	A9, G4, J15, P13	17, 73, 106, 151	62, 88, 121	56, 84



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
SENT4	I/O	SENT Input Pin 4	18, 62, 228, 249	F2, G3, H13, N13	13, 18, 74, 109	10, 63, 90	8, 58
SENT5	I/O	SENT Input Pin 5	22, 63, 233, 244	F1, H1, H14, R13	14, 19, 75, 110	11, 14, 91	9, 10, 59
SENT6	I/O	SENT Input Pin 6	23, 64, 232, 245	B8, H2, H15, T13	20, 76, 111, 159	15, 92, 127	11, 60, 87
SPIA_CLK	I/O	SPI-A Clock	34, 56, 60, 227	D1, H3, J15, K14	9, 21, 100, 106	7, 82, 88	56
SPIA_PICO	I/O	SPI-A Peripheral In, Controller Out (PICO)	16, 32, 54, 58, 100, 231	B4, D5, G16, H5, K16, L16	2, 23, 97, 103, 117	2, 80, 85, 96	2, 53
SPIA_POCI	I/O	SPI-A Peripheral Out, Controller In (POCI)	17, 33, 55, 59, 232	B2, H2, J16, K13, P14	4, 20, 99, 104	4, 15, 86	4, 11, 54
SPIA_PTE	I/O	SPI-A Peripheral Transmit Enable (PTE)	19, 35, 57, 61, 226	B1, E1, H4, J13, K15	5, 10, 22, 102, 108	5, 16, 84, 89	57
SPIB_CLK	I/O	SPI-B Clock	26, 65, 235	B9, G1, H16	15, 112, 156	12, 93, 124	61, 85
SPIB_PICO	I/O	SPI-B Peripheral In, Controller Out (PICO)	24, 63, 225, 229	C8, G4, H14, K5	17, 25, 110, 158	17, 91, 126	12, 59
SPIB_POCI	I/O	SPI-B Peripheral Out, Controller In (POCI)	25, 64, 224, 228	D8, G3, H15, L5	18, 26, 111, 157	18, 92, 125	13, 60, 86
SPIB_PTE	I/O	SPI-B Peripheral Transmit Enable (PTE)	27, 66, 234	C9, G2, G13	16, 113, 155	13, 94	62
SPIC_CLK	I/O	SPI-C Clock	52, 71, 222, 249	B14, L14, N13, T14	74, 77, 95, 136	63, 64, 78, 111	42, 77
SPIC_PICO	I/O	SPI-C Peripheral In, Controller Out (PICO)	20, 50, 69, 84, 100, 248	A15, B4, C1, D11, M14, P13	6, 73, 93, 134, 148	62, 76, 119	81
SPIC_POCI	I/O	SPI-C Peripheral Out, Controller In (POCI)	21, 51, 70, 101, 245	B5, C2, C14, M13, T13	7, 76, 94, 135	77, 110	76
SPIC_PTE	I/O	SPI-C Peripheral Transmit Enable (PTE)	53, 72, 103, 223, 244	A14, D16, L15, R13, R14	75, 78, 96, 126, 139	65, 79, 105, 114	43, 80
SPID_CLK	I/O	SPI-D Clock	32, 75, 90, 93, 223, 241	C13, D3, E3, G16, N11, R14	66, 78, 117, 142	55, 65, 96	43
SPID_PICO	I/O	SPI-D Peripheral In, Controller Out (PICO)	30, 91, 222, 240	A10, D2, N10, T14	65, 77, 150	64, 120	42, 83
SPID_POCI	I/O	SPI-D Peripheral Out, Controller In (POCI)	31, 44, 92, 127, 220, 247	B10, E2, E16, F13, G14, R11	68, 114, 118, 123, 149	57, 97, 102	39, 64, 70, 82
SPID_PTE	I/O	SPI-D Peripheral Transmit Enable (PTE)	33, 45, 89, 94, 221, 246	D4, E4, F16, G15, P11, P14	67, 116, 121	56, 100	38, 68
SPIE_CLK	I/O	SPI-E Clock	12, 42	A3, C16	130, 174	107, 142	74, 100
SPIE_PICO	I/O	SPI-E Peripheral In, Controller Out (PICO)	8, 38	D6, E14	125, 170	104, 138	72, 96
SPIE_POCI	I/O	SPI-E Peripheral Out, Controller In (POCI)	9, 41	A5, N15	89, 171	73, 139	50, 97
SPIE_PTE	I/O	SPI-E Peripheral Transmit Enable (PTE)	11, 43	A4, C15	131, 173	108, 141	75, 99
SYNCOUT	0	External ePWM Synchronization Pulse	6, 230	B6, J5	24, 166	134	94
TDI	I	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.	222	T14	77	64	42
тро	0	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK.	223	R14	78	65	43
UARTA_RX	I/O	UART-A Serial Data Receive	3, 28, 39, 43, 73, 85	B11, C7, C15, D9, E13, P15	86, 131, 140, 154, 163	108, 131	75, 91
UARTA_TX	I/O	UART-A Serial Data Transmit	2, 27, 38, 42, 72, 84	A14, B7, C9, C16, D11, E14	125, 130, 139, 148, 155, 162	104, 107, 114, 119, 130	72, 74, 80, 81, 90
UARTB_RX	I/O	UART-B Serial Data Receive	23, 45, 71, 223	B8, B14, G15, R14	78, 116, 136, 159	65, 111, 127	43, 77, 87
UARTB_TX	I/O	UART-B Serial Data Transmit	22, 44, 70, 222	C14, F1, G14, T14	14, 77, 114, 135	11, 64, 110	9, 42, 76
UARTC_RX	I/O	UART-C Serial Data Receive	13, 18, 37, 47	A2, D15, F2, R16	13, 85, 129, 175	10, 143	8
UARTC_TX	I/O	UART-C Serial Data Transmit	10, 17, 36, 46	B2, C5, D14, N14	4, 128, 172	4, 140	4, 98
UARTD_RX	I/O	UART-D Serial Data Receive	9, 49, 53, 77, 87	A5, A13, C10, L15, M15	92, 96, 144, 171	75, 79, 116, 139	97
UARTD_TX	I/O	I/O UART-D Serial Data Transmit		B13, C11, D6, L14, N16	90, 95, 143, 170	78, 115, 138	96
UARTE_RX	I/O	UART-E Serial Data Receive	1, 19, 29	A7, A9, B1	5, 151, 161	5, 121, 129	84, 89
UARTE_TX	I/O	UART-E Serial Data Transmit	0, 26	A8, B9	156, 160	124, 128	85, 88
UARTF_RX	I/O	UART-F Serial Data Receive	5, 35, 65, 226	A6, E1, H4, H16	10, 22, 112, 165	16, 93, 133	61, 93
UARTF_TX	I/O	UART-F Serial Data Transmit	4, 34, 64, 225	D1, D7, H15, K5	9, 25, 111, 164	7, 17, 92, 132	12, 60, 92



SIGNAL NAME	PIN TYPE	DESCRIPTION	GPIO	256 ZEX	176 PTS	144 RFS	100 PZS
X1	I/O	Crystal oscillator input or single-ended clock input. The device initialization software must configure this pin before the crystal oscillator is enabled. To use this oscillator, a quartz crystal circuit must be connected to X1 and X2. This pin can also be used to feed a single-ended 3.3-V level clock.	220	E16	123	102	70
X2	I/O	Crystal oscillator output.	221	F16	121	100	68
XCLKOUT	0	External Clock Output. This pin outputs a divided- down version of a chosen clock signal from within the device.	73, 219	E13, M16	91, 140	74	51



#### 5.3.3 Power and Ground

SIGNA NAM	E DESCRIPTION	256 ZEX	176 PTS	144 RFS	100 PZS
VDD	1.2-V Digital Logic Power Pins. TI recommends placing a decoupling capacitor near each VDD pin with a minimum total capacitance of approximately 20 $\mu$ F. The exact value of the decoupling capacitance should be determined by your system voltage regulation solution.	E8, E9, E12, F6, F12, G6, L11, L12	8, 11, 80, 84, 105, 119, 137, 153, 169	6, 8, 67, 71, 87, 98, 112, 123, 137	5, 6, 45, 49, 55, 66, 78, 95
VDDA	3.3-V Analog Power Pins. Place a minimum 2.2-μF decoupling capacitor to VSSA on each pin. Connect this pin to 3.3-V supply.	K6, L6	27, 62	19, 54	14, 37
VDDIO	3.3-V Digital I/O Power Pins. Place a minimum 0.1-μF decoupling capacitor on each pin. Connect this pin to 3.3-V supply.	E6, E7, E10, E11, F15, G12, H6, H12, J6, J12, K12, L8, L9, L10, L13, M10, M11	3, 12, 79, 81, 88, 98, 101, 107, 115, 120, 127, 138, 147, 152, 168	3, 9, 66, 68, 72, 81, 83, 95, 99, 106, 113, 118, 122, 136	3, 7, 44, 46, 52, 63, 67, 73, 79
vss	Digital Ground	A1, A16, F7, F8, F9, F10, F11, G7, G8, G9, G10, G11, H7, H8, H9, H10, H11, J7, J8, J9, J10, J11, K8, K9, K10, K11, T16	PAD	PAD	PAD
VSSA	Analog Ground	K7, L7, T1	28, 61	20, 53	15, 36
vssoso	Crystal oscillator (X1 and X2) ground pin. When using an external crystal, do not connect this pin to the board ground. Instead, connect it to the ground reference of the external crystal oscillator circuit. Connect this pin to board ground.	E15	122	101	69

#### Table 5-4. Power and Ground



#### 5.3.4 Test, JTAG, and Reset

SIGNAL NAME	PIN TYPE	DESCRIPTION	256 ZEX	176 PTS	144 RFS	100 PZS
FLT3	I/O	Flash test pin 3. Reserved for TI. Must be left unconnected.	M12			
тск	I	JTAG test clock with internal pullup.	R15	83	70	48
TMS	I/O	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. This device does not have a TRSTn pin. An external pullup resistor (recommended $2.2 \text{ k}\Omega$ ) on the TMS pin to VDDIO should be placed on the board to keep JTAG in reset during normal operation.	T15	82	69	47
VREGENZ	I	Internal voltage regulator enable with internal pullup. Tie low to VSS to enable internal VREG. Tie high to VDDIO to use an external supply.				65
XRSn	I/OD	Device Reset (in) and Watchdog Reset (out). During a power-on condition, this pin is driven low by the device. An external circuit may also drive this pin to assert a device reset. This pin is also driven low by the MCU when a watchdog reset occurs. During watchdog reset, the XRSn pin is driven low for the watchdog reset duration of 512 OSCCLK cycles. A resistor between 2.2 k $\Omega$ and 10 k $\Omega$ should be placed between XRSn and VDDIO. If a capacitor is placed between XRSn and VSS for noise filtering, it should be 100 nF or smaller. These values will allow the watchdog to properly drive the XRSn pin to VOL within 512 OSCCLK cycles when the watchdog reset is asserted. This pin is an open-drain output with an internal pullup.	F14	124	103	71

#### Table 5-5. Test, JTAG, and Reset



#### 5.4 Pins With Internal Pullup and Pulldown

Some pins on the device have internal pullups or pulldowns. Table 5-6 lists the pull direction and when it is active. The pullups on GPIO pins are disabled by default and can be enabled through software. To avoid any floating unbonded inputs, the Boot ROM will enable internal pullups on GPIO pins that are not bonded out in a particular package. Other pins noted in Table 5-6 with pullups and pulldowns are always on and cannot be disabled.

#### Table 5-6. Pins With Internal Pullup and Pulldown

PIN	RESET (XRSn = 0)	DEVICE BOOT	APPLICATION										
GPIOx	Pullup disabled	Pullup disabled <sup>(1)</sup>	Application defined										
GPIO222/TDI	Pullup o	Application defined											
GPIO223/TDO	Pullup o	Application defined											
тск		Pullup active											
TMS		Pullup active											
XRSn		Pullup active											
Other pins (including AIOs)													

(1) Pins not bonded out in a given package will have the internal pullups enabled by the Boot ROM.

## 5.5 Pin Multiplexing

Table 5-7 lists the GPIO muxed pins.

F29H859TU-Q1,	F29H850TU
SPRSP93 - NOVEME	3ER 2024



## 5.5.1 GPIO Muxed Pins

Table 5-7. GPIO Muxed Pins													
0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO0	EPWM1_A	EMIF1_A13	EMIF1_D0	MCAND_TX	I2CA_SDA	UARTE_TX	OUTPUTXBAR9	ESC_TX0_DATA0	ESC_GPI0	FSITXA_D0			
GPIO1	EPWM1_B	EMIF1_A14	EMIF1_D3	MCAND_RX	I2CA_SCL	UARTE_RX	OUTPUTXBAR1 0	ESC_TX1_DATA0	ESC_GPI1	FSITXA_D1			
GPIO2	EPWM2_A	EMIF1_A15	EMIF1_D4	UARTA_TX	I2CB_SDA	MCANF_TX	OUTPUTXBAR1	ESC_RX1_ERR	ESC_GPI2	FSITXA_CLK			
GPIO3	EPWM2_B	EMIF1_A16	EMIF1_D5	UARTA_RX	I2CB_SCL	MCANF_RX	OUTPUTXBAR2		ESC_GPI3	FSIRXA_D0			
GPIO4	EPWM3_A	EMIF1_A17	EMIF1_D9	MCANC_TX		UARTF_TX	OUTPUTXBAR3		ESC_GPI4	FSIRXA_D1		ERRORSTS	
GPIO5	EPWM3_B	EMIF1_A18	EMIF1_D10	MCANC_RX		UARTF_RX	OUTPUTXBAR1 1	OUTPUTXBAR3	ESC_GPI5	FSIRXA_CLK			
GPIO6	EPWM4_A	EMIF1_DQM0	EMIF1_CLK	MCANB_TX	LINA_TX		OUTPUTXBAR4	SYNCOUT	ESC_GPI6	FSITXB_D0			
GPIO7	EPWM4_B	EMIF1_DQM1	EMIF1_CAS	MCANB_RX	LINA_RX		OUTPUTXBAR5		ESC_GPI7	FSITXB_D1			
GPIO8	EPWM5_A	EMIF1_RAS	EPWM4_B	MCANC_TX	SPIE_PICO	UARTD_TX	OUTPUTXBAR1 2	ADCSOCAO	ESC_GPO0	FSITXB_CLK	FSITXA_D1	FSIRXA_D0	
GPIO9	EPWM5_B	EMIF1_D11			SPIE_POCI	UARTD_RX	OUTPUTXBAR6	ESC_TX0_CLK	ESC_GPO1	FSIRXB_D0	FSITXA_D0	FSIRXA_CLK	
GPIO10	EPWM8_A	PMBUSA_SCL	ADCSOCBO	MCANC_RX	UARTC_TX	I2CA_SCL	SENT2			ESC_GPI19	ADCA_EXTMUXSEL	OUTPUTXBAR1 3	
GPIO11	EPWM6_B	EMIF1_D15	EPWM7_B		SPIE_PTE	SD4_D1	PMBUSA_ALER T	ESC_TX0_DATA1	ESC_GPO3	FSIRXB_CLK	FSIRXA_D1	OUTPUTXBAR7	
GPIO12	EPWM7_A	EMIF1_A1	ADCSOCAO		SPIE_CLK	SD4_C2	PMBUSA_CTL	ESC_TX0_DATA2	ESC_GPO4	FSIRXC_D0	FSIRXA_D0	OUTPUTXBAR1 4	
GPIO13	EPWM7_B	EMIF1_CS0n	EMIF1_D9		UARTC_RX	SD4_D2	PMBUSA_SDA	ESC_TX0_DATA3	ESC_GPO5	FSIRXC_D1	FSIRXA_CLK	OUTPUTXBAR1 5	
GPIO14	EPWM6_A	EMIF1_D17	EPWM18_A	EMIF1_D13	LINA_TX	OUTPUTXBAR 3	PMBUSA_SCL	ESC_PHY1_LINKSTATUS	ESC_GPO6	FSIRXC_CLK	SD4_C1	OUTPUTXBAR8	
GPIO15	EPWM8_B		PMBUSA_CTL	I2CA_SDA	LINA_RX	OUTPUTXBAR 4	SENT1	ESC_GP07		ESC_GPI20	ADCA_EXTMUXSEL 3	OUTPUTXBAR1 6	
GPIO16	EPWM9_A	EMIF1_D29	EMIF1_BA0	SPIA_PICO		MCAND_TX		ESC_RX1_CLK	SD1_D1	FSIRXD_D1	FSIRXC_CLK	OUTPUTXBAR7	
GPIO17	EPWM9_B	EMIF1_DQM3	EMIF1_BA1	SPIA_POCI		MCAND_RX		ESC_RX1_DV	SD1_C1	FSIRXD_CLK	UARTC_TX	OUTPUTXBAR8	
GPIO18	EPWM15_ A		PMBUSA_ALER T	I2CA_SCL	UARTC_RX		SENT4			ESC_GPI21	ADCB_EXTMUXSEL 0		
GPIO19	EPWM10_ B	EMIF1_CS3n	ADCSOCBO	SPIA_PTE	UARTE_RX	MCANC_TX	PMBUSA_ALER T	ESC_TX1_DATA3	SD1_C2				
GPIO20	EPWM11_ A	EMIF1_BA0	EMIF1_DQM2		SPIC_PICO	MCANB_RX		ESC_TX1_DATA2	SD1_D3				
GPIO21	EPWM11_ B	EMIF1_BA1			SPIC_POCI	MCANB_TX		ESC_TX1_DATA1	SD1_C3				
GPIO22	EPWM12_ A		PMBUSA_SDA	I2CB_SDA	UARTB_TX	MCANC_TX	SENT5	ESC_GPO2		ESC_GPI22	ADCB_EXTMUXSEL 1		
GPIO23	EPWM12_ B		PMBUSA_SCL	I2CB_SCL	UARTB_RX	MCANC_RX	SENT6	ESC_PHY_RESETn		ESC_GPI23	ADCC_EXTMUXSEL		
GPIO24	EPWM13_ A	EMIF1_DQM0		SPIB_PICO	LINB_TX	MCANE_TX		ESC_RX0_CLK	SD2_D1	ESC_GPI24	EPWM2_A	OUTPUTXBAR1	
GPIO25	EPWM13_ B	EMIF1_DQM1		SPIB_POCI	LINB_RX	MCANE_RX	PMBUSA_SDA	ESC_RX0_DV	SD2_C1	FSITXA_D1	EPWM2_B	OUTPUTXBAR2	



SPRSP93 – NOVEMBER 2024

	Table 5-7. GPIO Muxed Pins (continued)												
0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO26	EPWM14_ A	EMIF1_DQM2		SPIB_CLK	UARTE_TX	MCANE_TX	PMBUSA_CTL	ESC_RX0_ERR	SD2_D2	FSITXA_D0	ESC_MDIO_CLK	OUTPUTXBAR3	
GPIO27	EPWM14_ B	EMIF1_DQM3		SPIB_PTE	UARTA_TX		EPWM4_A	ESC_RX0_DATA0	SD2_C2	FSITXA_CLK	ESC_MDIO_DATA	OUTPUTXBAR4	
GPIO28	EPWM15_ A	EMIF1_CS4n	EMIF1_CS2n		UARTA_RX		EPWM4_B	ESC_RX0_DATA1	SD2_D3			OUTPUTXBAR5	
GPIO29	EPWM15_ B	PMBUSA_SDA			UARTE_RX	I2CA_SDA	SENT3	ESC_LATCH0		ESC_I2C_SDA	ADCC_EXTMUXSEL	OUTPUTXBAR6	
GPIO30	EPWM16_ A	EMIF1_CLK	EMIF1_CS4n	MCANC_RX	SPID_PICO	EMIF1_A12		ESC_LATCH1	SD2_D4	ESC_I2C_SCL	ESC_SYNC1	OUTPUTXBAR7	
GPIO31	EPWM16_ B	EMIF1_WEn	EMIF1_RNW	MCANC_TX	SPID_POCI	I2CA_SDA		ESC_RX1_DATA0	SD2_C4	FSITXD_D0		OUTPUTXBAR8	
GPIO32		EMIF1_CS0n	EMIF1_OEn	SPIA_PICO	SPID_CLK	I2CA_SDA	OUTPUTXBAR9	ESC_RX0_DATA0					
GPIO33		EMIF1_RNW	EMIF1_BA0	SPIA_POCI	SPID_PTE	I2CA_SCL	OUTPUTXBAR1 0	ESC_LED_ERR					
GPIO34	EPWM18_ A	EMIF1_CS2n	EMIF1_BA1	SPIA_CLK	UARTF_TX	I2CB_SDA	OUTPUTXBAR1 1	ESC_LATCH0		EPWM3_B	ESC_SYNC0	OUTPUTXBAR1	
GPIO35	EPWM18_ B	EMIF1_CS3n	EMIF1_A0	SPIA_PTE	UARTF_RX	I2CB_SCL	OUTPUTXBAR1 2	ESC_LATCH1			ESC_SYNC1		
GPIO36		EMIF1_WAIT	EMIF1_A1	UARTC_TX	MCANC_RX		OUTPUTXBAR1 3		SD1_D1		EMIF1_WEn		
GPIO37	EPWM18_ A	EMIF1_OEn	EMIF1_A2	UARTC_RX	MCANC_TX		OUTPUTXBAR1 4	ESC_RX1_DATA1	SD1_D2		EMIF1_D24	OUTPUTXBAR2	
GPIO38	EPWM18_ B	EMIF1_A0	EMIF1_A3	UARTA_TX	SPIE_PICO		OUTPUTXBAR1 5	ESC_RX0_DATA1	SD1_D3	FSITXD_D1	EMIF1_CS2n		
GPIO39		EMIF1_A1	EMIF1_A4	UARTA_RX			OUTPUTXBAR1 6	ESC_MDIO_DATA	SD1_D4	FSIRXD_CLK		ESC_LED_RUN	
GPIO40	EPWM13_ A	EMIF1_A2		MCANB_RX	I2CB_SDA		OUTPUTXBAR9	ESC_GPO2	SD4_C3		EPWM1_A	SD2_C1	
GPIO41	EPWM13_ B	EMIF1_A3	EPWM18_A	MCANB_TX	SPIE_POCI	I2CB_SCL	OUTPUTXBAR1 0	ESC_RX0_DATA2	SD4_D3	FSIRXD_CLK	EPWM1_B	SD2_D1	
GPIO42	EPWM14_ A	EMIF1_A2	EMIF1_A13	UARTA_TX	SPIE_CLK	I2CA_SDA	OUTPUTXBAR1 3	SD4_C3	SD4_C4	FSIRXD_D0	ADCE_EXTMUXSEL		
GPIO43	EPWM14_ B	EMIF1_A4	EMIF1_D13	UARTA_RX	SPIE_PTE	I2CA_SCL	OUTPUTXBAR1 4		SD4_D4	FSIRXD_D1	ADCE_EXTMUXSEL 3		
GPIO44		EMIF1_A4		SPID_POCI	MCANB_RX	UARTB_TX	OUTPUTXBAR1 4	ESC_TX1_CLK	SD3_C4	FSIRXD_CLK			
GPIO45		EMIF1_A5		SPID_PTE	MCANB_TX	UARTB_RX	OUTPUTXBAR1 5	ESC_TX1_ENA	SD3_D4	FSIRXD_D0			
GPIO46	EPWM4_A	EMIF1_A6	EPWM14_A	UARTC_TX		MCANE_TX		ESC_MDIO_CLK	SD3_C4				
GPIO47	EPWM4_B	EMIF1_A7	EPWM14_B	UARTC_RX		MCANE_RX		ESC_MDIO_DATA	SD4_C3				
GPIO48		EMIF1_A8		UARTD_TX			OUTPUTXBAR3	ESC_PHY_CLK	SD1_D1	EPWM3_A		SD2_C2	
GPIO49		EMIF1_A9	EMIF1_A5	UARTD_RX			OUTPUTXBAR4	ESC_TX1_DATA2	SD1_C1	FSITXA_D0		SD2_D1	
GPIO50	EPWM15_ A	EMIF1_A10	EMIF1_A6		SPIC_PICO	MCANF_TX		ESC_TX1_DATA1	SD1_D2	FSITXA_D1	ESC_GPI25	SD2_D2	
GPIO51	EPWM15_ B	EMIF1_A11	EMIF1_A7		SPIC_POCI	MCANF_RX		ESC_TX1_CLK	SD1_C2	FSITXA_CLK	ESC_GPI26	SD2_D3	



# Table 5-7. GPIO Muxed Pins (continued)

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO52	EPWM16_ A	EMIF1_A12	EMIF1_A8	UARTD_TX	SPIC_CLK			ESC_TX1_ENA	SD1_D3	FSIRXA_D0		SD2_D4	
GPIO53	EPWM16_ B	EMIF1_D31	EMIF1_A9	UARTD_RX	SPIC_PTE			ESC_PHY0_LINKSTATUS	SD1_C3	FSIRXA_D1	ESC_GPI28	SD1_C1	
GPIO54		EMIF1_D30	EMIF1_A10	SPIA_PICO				ESC_PHY_CLK	SD1_D4	FSIRXA_CLK	ESC_GPI29	SD1_C2	
GPIO55	EPWM16_ B	EMIF1_D29	EMIF1_D0	SPIA_POCI	EMIF1_WAIT			ESC_PHY0_LINKSTATUS	SD1_C4	FSITXB_D0		SD1_C3	
GPIO56	EPWM17_ A	EMIF1_D28	EMIF1_D1	SPIA_CLK	MCAND_TX	I2CA_SDA		ESC_PDI_UC_IRQ	SD2_D1	FSITXB_CLK	ESC_GPI30	SD1_C4	
GPIO57	EPWM17_ B	EMIF1_D27	EMIF1_D2	SPIA_PTE	MCAND_RX	I2CA_SCL		ESC_MDIO_DATA	SD2_C1	FSITXB_D1	ESC_GPI31	SD3_D3	
GPIO58	EPWM13_ A	EMIF1_D26	EPWM8_A	SPIA_PICO		MCANC_RX	SENT1	ESC_LED_LINK0_ACTIVE	SD2_D2	FSIRXB_D0	ESC_TX0_DATA3	SD2_C2	
GPIO59	EPWM5_A	EMIF1_D25	EPWM8_B	SPIA_POCI		MCANC_TX	SENT2	ESC_LED_LINK1_ACTIVE	SD2_C2	FSIRXB_D1	ESC_TX0_ENA	SD2_C3	
GPIO60	EPWM3_B	EMIF1_D24	EMIF1_D0	SPIA_CLK	OUTPUTXBAR 3		SENT3	ESC_LED_ERR	ESC_LATCH0	FSIRXB_CLK		SD2_C4	
GPIO61	EPWM17_ B	EMIF1_D23	EMIF1_D6	SPIA_PTE		MCANC_RX	OUTPUTXBAR4	ESC_LED_RUN	SD2_C3	FSITXD_CLK	ESC_LATCH1		
GPIO62	EPWM17_ A	EMIF1_D22	EMIF1_D7		MCANC_RX	MCANC_TX	SENT4	ESC_LED_STATE_RUN	SD2_D4	FSITXD_D0	ESC_MDIO_CLK		
GPIO63	EPWM9_A	EMIF1_D21	EMIF1_RNW	SPIB_PICO	MCANC_TX		SENT5	ESC_RX1_DATA0	SD1_D1	FSITXD_D1	ADCD_EXTMUXSEL	SD2_C4	
GPIO64	EPWM9_B	EMIF1_D20	EMIF1_WAIT	SPIB_POCI	MCANA_TX	UARTF_TX	SENT6	ESC_RX1_DATA1	SD1_C1	FSITXD_CLK	ADCD_EXTMUXSEL 1		
GPIO65	EPWM10_ A	EMIF1_D19	EMIF1_WEn	SPIB_CLK	MCANA_RX	UARTF_RX		ESC_RX1_DATA2	SD1_D2	FSITXB_CLK	ADCD_EXTMUXSEL 2	ESC_GPI13	
GPIO66	EPWM10_ B	EMIF1_D18	EMIF1_OEn	SPIB_PTE	I2CB_SDA			ESC_RX1_DATA3	SD1_C2	FSITXB_D1	ADCD_EXTMUXSEL 3	ESC_GPI14	
GPIO67	EPWM17_ A	EMIF1_D17		LINB_TX	MCAND_TX				SD1_D3	FSITXB_CLK			
GPIO68	EPWM17_ B	EMIF1_D16	EMIF1_D4	LINB_RX	MCAND_RX	EMIF1_D13		ESC_PHY1_LINKSTATUS	SD1_C3	FSIRXB_D1		ESC_GPI15	
GPIO69	EPWM11_ A	EMIF1_D15		SPIC_PICO	I2CB_SCL			ESC_RX1_CLK	SD1_D4	FSITXB_D0			
GPIO70	EPWM11_ B	EMIF1_D14		SPIC_POCI	MCANC_RX	UARTB_TX		ESC_RX1_DV	SD1_C4	FSIRXB_D0		ESC_GPI16	
GPIO71	EPWM12_ A	EPWM11_A	EMIF1_D5	SPIC_CLK	MCANC_TX	UARTB_RX	EMIF1_D13	ESC_RX1_ERR	SD3_D1	FSITXC_CLK	FSITXB_D0		
GPIO72	EPWM12_ B	EMIF1_D12		SPIC_PTE	MCANB_RX	UARTA_TX	OUTPUTXBAR8	ESC_TX1_DATA3	SD3_D2	FSITXC_D0	SD3_C1		
GPIO73	EPWM5_B	EMIF1_D11	XCLKOUT		MCANB_TX	UARTA_RX	OUTPUTXBAR6	ESC_TX1_DATA2	SD4_D4	FSITXC_CLK	SD2_D2		
GPIO74	EPWM8_A	EMIF1_D10			MCANC_TX			ESC_TX1_DATA1	SD1_D4	FSITXA_D0	SD2_C2		
GPIO75	EPWM8_B	EMIF1_D9		SPID_CLK	MCANC_RX		OUTPUTXBAR1 6	ESC_TX1_DATA0			SD2_D3		
GPIO76	EPWM9_A	EMIF1_D8		UARTD_TX		MCANE_TX	SD4_D4	ESC_PHY_RESETn	SD3_C1	FSIRXC_D0	SD2_C3	ESC_GPI17	
GPIO77	EPWM9_B	EMIF1_D7		UARTD_RX		MCANE_RX	SD1_D4	ESC_RX0_CLK	SD3_D1	FSITXB_D0	SD2_D4		



Copyright © 2024 Texas Instruments Incorporated

SPRSP93 - NOVEMBER 2024

	Table 5-7. GPIO Muxed Pins (continued)												
0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO78	EPWM10_ A	EMIF1_D6	EPWM11_A			MCANF_TX	SD4_D4	ESC_RX0_DV	SD3_C2	FSITXC_D1	SD2_C4	ESC_GPI18	
GPIO79	EPWM10_ B	EMIF1_D5		ERRORSTS				ESC_RX0_ERR	SD3_D2	FSITXC_D0	SD2_D1		
GPIO80	EPWM11_ A	EMIF1_D4		ERRORSTS			SD1_D4	ESC_RX0_DATA0	SD3_C3		SD2_C1		
GPIO81	EPWM11_ B	EMIF1_D3						ESC_RX0_DATA1	SD3_D3				
GPIO82	EPWM12_ A	EMIF1_D2						ESC_RX0_DATA2	SD3_C2				
GPIO83	EPWM12_ B	EMIF1_D1						ESC_RX0_DATA3	SD3_D2				
GPIO84	EPWM12_ B	EMIF1_D1	EMIF1_CS4n	SPIC_PICO	UARTA_TX	MCANF_RX		ESC_TX0_ENA	SD3_C2	FSITXC_D1	ESC_RX0_DATA3	ESC_GPO24	
GPIO85	EPWM13_ A	EMIF1_D0			UARTA_RX		EMIF1_DQM2	ESC_TX0_CLK	SD3_D3				
GPIO86	EPWM13_ B	EMIF1_A13	EMIF1_CAS		UARTD_TX			ESC_PHY0_LINKSTATUS	SD3_C3				
GPIO87	EPWM14_ A	EMIF1_A14	EMIF1_RAS		UARTD_RX		EMIF1_DQM3	ESC_TX0_DATA0	SD3_D4				
GPIO88	EPWM14_ B	EMIF1_A15	EMIF1_DQM0				EMIF1_DQM1	ESC_TX0_DATA1	SD3_C4				
GPIO89	EPWM15_ A	EMIF1_A16	EMIF1_DQM1	SPID_PTE			EMIF1_CAS	ESC_TX0_DATA2	SD1_D3		SD4_D1		
GPIO90	EPWM15_ B	EMIF1_A17	EMIF1_DQM2	SPID_CLK			EMIF1_RAS	ESC_TX0_DATA3	SD1_C3		SD4_C1		
GPIO91	EPWM16_ A	EMIF1_A18	EMIF1_DQM3	SPID_PICO	I2CA_SDA	MCAND_TX	EMIF1_DQM2		SD4_D2		OUTPUTXBAR9		
GPIO92	EPWM16_ B	EMIF1_A19	EMIF1_BA1	SPID_POCI	I2CA_SCL	MCAND_RX	EMIF1_DQM0	FSIRXD_CLK	SD4_C2		OUTPUTXBAR10		
GPIO93	EPWM17_ A		EMIF1_BA0	SPID_CLK				ESC_TX1_CLK	SD4_D3		OUTPUTXBAR11		
GPIO94	EPWM17_ B			SPID_PTE			EMIF1_BA1	ESC_TX1_ENA	SD4_C3		OUTPUTXBAR12		
GPIO95	EPWM18_ A							ESC_GPO10	SD1_D1		OUTPUTXBAR13		
GPIO96	EPWM18_ B							ESC_GPO11	SD1_C1		OUTPUTXBAR14		
GPIO97								ESC_GPI17	SD1_D2		OUTPUTXBAR15		
GPIO98								ESC_GPI18	SD1_C2		OUTPUTXBAR16		
GPIO99	EPWM8_A	EMIF1_DQM3	EMIF1_D17					ESC_GPI21	SD4_D4				
GPIO100	EPWM9_A	EMIF1_BA1	EMIF1_D24	SPIC_PICO	SPIA_PICO		SD1_D1	ESC_GPI0	SD4_C4	FSITXA_D0	FSIRXD_D1		
GPIO101	EPWM18_ A	EMIF1_A5		SPIC_POCI				ESC_GPI1		FSITXA_D1			
GPIO103	EPWM8_B	EMIF1_BA0	EMIF1_D3	SPIC_PTE				ESC_GPI3	SD4_C4	FSIRXA_D0		ESC_GPO25	Τ
GPIO105	EPWM18_ B			I2CA_SCL				ESC_GPI5	SD3_C1	FSIRXA_CLK			

# Product Folder Links: F29H859TU-Q1 F29H850TU



# Table 5-7. GPIO Muxed Pins (continued)

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO127	EPWM18_ A	EMIF1_D18	EMIF1_A11	SPID_POCI				ESC_GPI27	SD1_C3	FSIRXC_D1	ESC_SYNC0	ESC_GPO26	
GPIO219	ERRORST S	EMIF1_A19	EPWM18_B				OUTPUTXBAR1	XCLKOUT	SD2_C1	ESC_GPI8	ESC_TX0_ENA	ESC_GPO27	
GPIO220	EPWM6_A			SPID_POCI	MCANC_TX		OUTPUTXBAR2		SD3_D3	ESC_GPI9		ESC_GPO28	X1
GPIO221	EPWM6_B		EMIF1_CAS	SPID_PTE	MCANC_RX		OUTPUTXBAR3		SD3_C3	ESC_GPI10		ESC_GPO29	X2
GPIO222	TDI	EPWM7_A		SPID_PICO	UARTB_TX	I2CB_SCL	OUTPUTXBAR4	SPIC_CLK	SD3_D4	ESC_GPI11		ESC_GPO30	
GPIO223	TDO	EPWM7_B		SPID_CLK	UARTB_RX	I2CB_SDA	OUTPUTXBAR5	SPIC_PTE	SD3_C4	ESC_GPI12		ESC_GPO31	
GPIO224	EPWM12_ A	EPWM12_B		SPIB_POCI	MCAND_RX		OUTPUTXBAR5		SD4_D2		ADCA_EXTMUXSEL 0	ESC_GPO8	
GPIO225	EPWM11_ B			SPIB_PICO	I2CB_SDA	UARTF_TX	OUTPUTXBAR4		SD4_C1		ADCA_EXTMUXSEL 1	ESC_GPO9	
GPIO226	EPWM10_ A			SPIA_PTE	MCAND_TX	UARTF_RX	OUTPUTXBAR1	SD1_C3	SD1_D3		ADCA_EXTMUXSEL 2	ESC_GPO10	
GPIO227	EPWM14_ B			SPIA_CLK			OUTPUTXBAR4		SD2_C2		ADCA_EXTMUXSEL 3		
GPIO228	EPWM18_ A	EPWM13_A		SPIB_POCI	LINB_TX		OUTPUTXBAR1	SENT4	SD2_D1				
GPIO229	EPWM17_ B	EPWM12_B		SPIB_PICO	MCANA_RX			SENT3	SD1_C4				
GPIO230	EPWM11_ A		SYNCOUT		I2CB_SCL		OUTPUTXBAR3		SD4_D1		ADCB_EXTMUXSEL 0		
GPIO231	EPWM10_ B			SPIA_PICO	MCAND_RX		OUTPUTXBAR2		SD1_C3		ADCB_EXTMUXSEL 1		
GPIO232	EPWM14_ A	EPWM8_B		SPIA_POCI			OUTPUTXBAR3	SENT6	SD3_D1	ESC_PHY0_LINKSTATUS	ADCB_EXTMUXSEL 2	ESC_GPO11	
GPIO233	EPWM18_ B	EPWM13_B			LINB_RX		OUTPUTXBAR2	SENT5	SD2_C1	ESC_PHY1_LINKSTATUS	ADCB_EXTMUXSEL 3	ESC_GPO12	
GPIO234	EPWM17_ A	EPWM12_A		SPIB_PTE	MCANA_TX			SENT2	SD1_D4			ESC_GPO13	
GPIO235	EPWM9_B			SPIB_CLK	MCANA_RX			SENT1	SD1_C1			ESC_GPO14	
GPIO236	EPWM12_ B	EPWM8_A			LINA_RX		OUTPUTXBAR6		SD4_C2	ESC_I2C_SDA	ADCC_EXTMUXSEL 0		
GPIO237	EPWM14_ A	EPWM8_B	EPWM17_B		LINA_TX	I2CA_SDA	OUTPUTXBAR7		SD4_D3	ESC_I2C_SCL	ADCC_EXTMUXSEL 1		
GPIO238	EPWM15_ B						OUTPUTXBAR6	SD1_D3	SD2_C3	ESC_SYNC0	ADCC_EXTMUXSEL 2	ESC_GPO15	
GPIO239	EPWM16_ B				LINB_TX	I2CA_SCL	OUTPUTXBAR8		SD2_C4	ESC_SYNC1	ADCC_EXTMUXSEL 3	ESC_GPO16	
GPIO240	EPWM14_ B			SPID_PICO					SD4_C3	ESC_LED_RUN	ADCD_EXTMUXSEL 0		
GPIO241	EPWM8_A			SPID_CLK					SD4_D4	ESC_LED_ERR	ADCD_EXTMUXSEL 1	ESC_GPO17	
GPIO242					SD1_D4	I2CA_SDA	OUTPUTXBAR9	SENT1	SD2_D2	ESC_LED_STATE_RUN	ADCD_EXTMUXSEL 2	ESC_GPO18	
GPIO243	EPWM8_B							SENT2	SD2_D4	ESC_LED_LINK0_ACTIVE	ADCD_EXTMUXSEL 3	ESC_GPO19	

94 Submit Document Feedback



			41 N
Table 5-7.	GPIO Mux	ad Pins (	continued)

0, 4, 8, 12	1	2	3	5	6	7	9	10	, 11	13	14	15	ALT
GPIO244				SPIC_PTE				SENT5	SD4_C4	ESC_LED_LINK1_ACTIVE			
GPIO245				SPIC_POCI				SENT6	SD3_C1	ESC_PHY_RESETn			
GPIO246	EPWM16_ A			SPID_PTE	MCANC_RX		OUTPUTXBAR7		SD1_D1		ADCE_EXTMUXSEL 0	ESC_GPO20	
GPIO247	EPWM15_ A	ERRORSTS		SPID_POCI	MCANC_RX	LINA_TX	OUTPUTXBAR5		SD2_D3		ADCE_EXTMUXSEL 1	ESC_GPO21	
GPIO248		EMIF1_SDCKE		SPIC_PICO				SENT3	SD1_C2	ESC_LED_RUN	ADCE_EXTMUXSEL 2	ESC_GPO22	
GPIO249				SPIC_CLK				SENT4	SD1_D2	ESC_PHY0_LINKSTATUS	ADCE_EXTMUXSEL 3	ESC_GPO23	
AIO160									SD3_C2				
AIO161									SD3_D2				
AIO162									SD2_C2				
AIO163									SD2_D2				
AIO164									SD2_C3				
AIO165									SD2_D3				
AIO166									SD4_C1				
AIO167									SD4_D1				
AIO168									SD3_C3				
AIO169									SD3_D3				
AIO170									SD3_C4				
AIO171									SD3_D4				
AIO172									SD1_C1				
AIO173									SD1_D1				
AIO174									SD2_C4				
AIO175									SD2_D4				
AIO176									SD4_C2				
AIO177									SD4_D2				
AIO178									SD4_C3				
AIO179									SD4_D3				
AIO180									SD1_C2				
AIO181									SD1_D2				
AIO182									SD3_C1				
AIO183									SD3_D1				
AIO184									SD3_C2				
AIO185									SD3_D2				
AIO186									SD1_C1				
AIO187									SD1_D1				
AIO188									SD1_C2				
AIO189									SD1_D2				
AIO190									SD1_C3				

SPRSP93 – NOVEMBER 2024



#### Table 5-7. GPIO Muxed Pins (continued) ALT 0, 4, 8, 12 1 2 3 5 6 7 9 10 11 13 14 15 AIO191 SD1\_D3 AIO192 SD1\_C3 AIO193 SD1\_D3 AIO194 SD1\_C4 AIO195 SD1 D4 SD4\_C4 AIO196 SD4\_D4 AIO197 SD1\_C4 AIO198 SD1\_D4 AIO199 AIO200 SD2\_C1 AIO201 SD2\_D1 AIO202 SD2\_C1 AIO203 SD2\_D1 SD3\_C3 AIO204 AIO205 SD3 D3 AIO206 SD3\_C4 AIO207 SD3 D4 SD2\_C2 AIO208 AIO209 SD2\_D2 AIO210 SD2\_C3 AIO211 SD2\_D3 AIO212 SD2\_C4 AIO213 SD2\_D4



## **5.6 Connections for Unused Pins**

For applications that do not need to use all functions of the device, Table 5-8 lists acceptable conditioning for any unused pins. When multiple options are listed in Table 5-8, any are acceptable. Pins not listed in Table 5-8 must be connected according to the Pin Attributes table.

. ....

SIGNAL NAME	
SIGNAL NAME	
VREFLOX	
ADCINx (except DAC pins)	No Connect
	Ine to VSSA
	No Connect
ADCINX (DAC pins)	<ul> <li>Pulldown to VSSA through 5-kΩ resistor</li> </ul>
	Digital
	No connection (input mode with internal pullup enabled)
	No connection (output mode with internal pullup disabled)
GPIOx	Pullup or pulldown resistor (any value resistor, input mode, and with internal pullup
	disabled)
X1	Tie to VSS
X2	No Connect
	No Connect
	Pullup resistor
	No Connect
TDI	Pullup resistor
TDO	No Connect
TMS	No Connect
ERRORSTS	No Connect
	Power and Ground
VDD	All VDD pins must be connected per the <i>Pin Attributes</i> table.
VDDA	If a dedicated analog supply is not used, tie to VDDIO.
VDDIO	All VDDIO pins must be connected per the <i>Pin Attributes</i> table.
VSS	All VSS pins must be connected to board ground.
VSSA	If a dedicated analog ground is not used, tie to VSS.
VSSOSC	Connect this pin to the board ground.



# **6** Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
Supply voltage	VDD with respect to VSS	-0.3	1.5	
Supply valtage	VDDIO with respect to VSS	-0.3	4.6	V
	VDDA with respect to VSSA	-0.3	4.6	
Input voltage (7)	V <sub>IN</sub> (3.3 V)	-0.3	4.6	V
input voltage w	V <sub>IN</sub> (5.0 V) <sup>(5)</sup>	-0.3	6.0	V
Output voltage	Vo	-0.3	4.6	V
Input clamp current - per pin <sup>(4) (6)</sup>	I <sub>IK</sub> - V <sub>IN</sub> < VSS/VSSA - V <sub>IN</sub> > VDDIO/VDDA)	-20	20	
Input clamp current - per pin: GPIO10/15/18/22/23/29	I <sub>IK</sub> - V <sub>IN</sub> < VSS	-20		mA
Input clamp current - total for all inputs <sup>(4)</sup>	I <sub>IKTOTAL</sub> - V <sub>IN</sub> < VSS/VSSA - V <sub>IN</sub> > VDDIO/VDDA)	-20	20	
Output current	Digital output (per pin), I <sub>OUT</sub>	-20	20	mA
Operating junction temperature	TJ	-40	150	°C
Storage temperature <sup>(3)</sup>	T <sub>stg</sub>	-65	150	°C

Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
 (1) Use the recommended operating Conditions but within the Absolute Maximum Ratings.

(2) All voltage values are with respect to VSS, unless otherwise noted.

(3) Long-term high-temperature storage or extended use at maximum temperature conditions may result in a reduction of overall device life. For additional information, see the *Semiconductor and IC Package Thermal Metrics Application Report*.

- (4) Continuous clamp current per pin is ±2 mA. Do not operate in this condition continuously as V<sub>DDIO</sub>/V<sub>DDA</sub> voltage may internally rise and impact other electrical specifications.
- (5) GPIO10,GPIO15,GPIO18,GPIO22,GPIO23 and GPIO29

(6) Applying a V<sub>IN</sub> greater than VDDIO/VDDA or less than VSS/VSSA will turn on the ESD current clamping diode causing additional current to flow to the respective supply rail. If this occurs, the current must be kept within the MIN/MAX listed to prevent permanent damage to the device.

(7) Input clamp current must also be observed.



# 6.2 F29H85x ESD Ratings – Commercial

				VALUE	UNIT
850TU9,	850DU7, 850DM7 in 256-ball ZEX	package			
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub> Electros	Electrostatic discharge (ESD)	Charged-device model (CDM),	All pins	±500	V
		per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	Corner balls on 256-ball ZEX: A1, A16, T16, T1	±750	·
850TU9,	850DU7, 850DM7 in 176-pin PTS	package			
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		±2000		
	Electrostatic discharge (ESD)	Charged-device model (CDM),	All pins	±500	V
(E3D)		per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	Corner pins on 176-pin PTS: 1, 44, 45, 88, 89, 132, 133, 176	±750	
850TU9,	850DU7, 850DM7 in 144-pin RFS	package			
		Human-body model (HBM), per Al	NSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
	Electrostatic discharge (ESD)	Charged-device model (CDM),	All pins	±500	V
(ESD)		per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	Corner pins on 144-pin RFS: 1, 36, 37, 72, 73, 108, 109, 144	±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 F29H85x ESD Ratings – Automotive

859TU8, 859TM8, 859DU6, 859DM6 in 256-ball ZEX package         V(ESD)       Electrostatic discharge       Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> All pins       ±2000         Oracle Colspan="3">Charged device model (CDM), per AEC Q100-011       All pins       ±500         Corner balls on 256-ball ZEX: A1 A16 T16 T1       ±750	
V <sub>(ESD)</sub> Electrostatic discharge         Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> All pins         ±2000           V <sub>(ESD)</sub> Electrostatic discharge         Charged device model (CDM), per AEC Q100-011         All pins         ±500           Corner balls on 256-ball ZEX: A1 A16 T16 T1         ±750	
V(ESD)       Electrostatic discharge       Charged device model (CDM), per AEC Q100-011       All pins       ±500         Corner balls on 256-ball ZEX:       ±750	
per AEC Q100-011 Corner balls on 256-ball ZEX: ±750 A1 A16 T16 T1	V
/1,/10,11	
859TU8, 859TM8, 859DU6, 859DM6 in 176-pin PTS package	
Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> All pins±2000	
V <sub>(ESD)</sub> Electrostatic discharge Charged device model (CDM), All pins ±500	V
per AEC Q100-011 Corner pins on 176-pin PTS: ±750 1, 44, 45, 88, 89, 132, 133, 176	
859TU8, 859TM8, 859DU6, 859DM6 in 144-pin RFS package	
Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> All pins±2000	
V <sub>(ESD)</sub> Electrostatic discharge Charged device model (CDM), All pins ±500	V
per AEC Q100-011 Corner pins on 144-pin RFS: ±750 1, 36, 37, 72, 73, 108, 109, 144	
859TU8, 859TM8, 859DU6, 859DM6 in 100-pin PZS package	
Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> All pins±2000	
V <sub>(ESD)</sub> Electrostatic discharge Charged device model (CDM), All pins ±500	V
per AEC Q100-011         Corner pins on 100-pin PZS:         ±750           1, 25, 26, 50, 51, 75, 76, 100         ±750	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



# 6.4 F29P58x ESD Ratings – Commercial

				VALUE	UNIT	
580DM5 i	n 256-ball ZEX package					
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		±2000		
V(FOD)	Electrostatic discharge (ESD)	Charged-device model (CDM),	All pins	±500	V	
	per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	Corner balls on 256-ball ZEX: A1, A16, T16, T1	±750	v		
580DM5 i	n 176-pin PTS package					
		Human-body model (HBM), per Al	NSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000		
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discharge (ESD)	Charged-device model (CDM),	All pins	±500	V	
	go ()	per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	Corner pins on 176-pin PTS: 1, 44, 45, 88, 89, 132, 133, 176	±750		
580DM5 i	n 144-pin RFS package	-				
		Human-body model (HBM), per Al	NSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000		
	Electrostatic discharge (ESD)	Charged-device model (CDM),	All pins	±500	V	
(ESD)	go ()	per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	Corner pins on 144-pin RFS: 1, 36, 37, 72, 73, 108, 109, 144	±750		
580DM5 i	n 100-pin PZS package					
		Human-body model (HBM), per Al	NSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000		
	Electrostatic discharge (ESD)	Charged-device model (CDM),	All pins	±500	V	
	Licen ostano discriarge (LGD)	per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	Corner pins on 100-pin PZS: 1, 25, 26, 50, 51, 75, 76, 100	±750	-	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 F29P58x ESD Ratings – Automotive

				VALUE	UNIT
589DU5,	, 589DM5 in 256-ball ZEX packa	ge			
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM),	All pins	±500	V
	per AEC Q100-011	Corner balls on 256-ball ZEX: A1, A16, T16, T1	±750		
589DU5	, 589DM5 in 176-pin PTS packag	je			
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discharge	Charged device model (CDM),	All pins	±500	V
	per AEC Q100-011	Corner pins on 176-pin PTS: 1, 44, 45, 88, 89, 132, 133, 176	±750		
589DU5	, 589DM5 in 144-pin RFS packaç	ge			
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM),	All pins	±500	V
		per AEC Q100-011	Corner pins on 144-pin RFS: 1, 36, 37, 72, 73, 108, 109, 144	±750	
589DU5	, 589DM5 in 100-pin PZS packag	je			
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM),	All pins	±500	V
		per AEC Q100-011 Corner pins on 100-pin PZS: 1, 25, 26, 50, 51, 75, 76, 100	Corner pins on 100-pin PZS: 1, 25, 26, 50, 51, 75, 76, 100	±750	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.6 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Device supply voltage, VDDIO and VDDA	Internal BOR enabled <sup>(3)</sup>	V <sub>BOR-VDDIO</sub> (MAX) + V <sub>BOR-VDDIO-GB</sub> (2)	3.3	3.63	V
	Internal BOR disabled	2.8	3.3	3.63	
Device supply voltage, VDD		1.19	1.25	1.31	V
Device ground, VSS			0		V
Analog ground, VSSA			0		V
SR <sub>SUPPLY</sub>	Supply ramp rate of VDDIO, VDD, VDDA with respect to VSS. <sup>(4)</sup>				
	Digital input voltage <sup>(6)</sup>	VSS – 0.3		VDDIO + 0.3	V
V <sub>IN</sub>	Digital input voltage (GPIO10, 15, 18, 22, 23 and 29) <sup>(5)</sup>	VSS – 0.3		5.5	V
	Analog input voltage <sup>(6)</sup>	VSSA-0.3		VDDA + 0.3	V
Junction temperature, T <sub>J</sub>	S version <sup>(1)</sup>	-40		150	°C
Free-Air temperature, T <sub>A</sub>	Q version <sup>(1)</sup> (AEC Q100 qualification)	-40		125	°C

(1) Operation above  $T_J = 105^{\circ}C$  for extended duration will reduce the lifetime of the device. See *Calculating Useful Lifetimes of Embedded Processors* for more information.

(2) See the Power Management Module (PMM) section.

(3) Internal BOR is enabled by default.

(4) See the Power Management Module Operating Conditions table.

(5) These pins support applied voltage prior to the device being powered.

(6) Applying a VIN greater than VDDIO/VDDA or less than VSS/VSSA voltage will internally rise and could impact other electrical characteristics.



#### 6.7 Power Consumption Summary

Current values listed in this section are representative for the test conditions given and not the absolute maximum possible. The actual device currents in an application will vary with application code and pin configurations.

#### 6.7.1 System Current Consumption VREG Enabled

over operating free-air temperature range (unless otherwise noted). TYP :  $V_{nom},\,30^\circ\!C$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING MOD	E					
IDDIO	VDDIO current consumption during operational usage	E20D58xDxx (1)		TBD	674	mA
I <sub>DDA</sub>	VDDA current consumption during operational usage			TBD	11	mA
IDLE MODE						
I <sub>DDIO</sub>	VDDIO current consumption while device is in Idle mode	F29P58xDxx • CPU is in IDLE mode		TBD	462	mA
I <sub>DDA</sub>	VDDA current consumption while device is in Idle mode	<ul><li>Flash is powered down</li><li>XCLKOUT is turned off</li></ul>		TBD	11	mA
STANDBY MODE						
I <sub>DDIO</sub>	VDDIO current consumption while device is in Standby mode	F29P58xDxx • CPU is in STANDBY mode		TBD	446	mA
I <sub>DDA</sub>	VDDA current consumption while device is in Standby mode	<ul><li>Flash is powered down</li><li>XCLKOUT is turned off</li></ul>		TBD	11	mA
FLASH ERASE/PF	ROGRAM					
IDDIO	VDDIO current consumption during Erase/Program cycle <sup>(2)</sup>	- CPU is running from RAM. - SYSCLK at 120 MHz.		TBD	TBD	mA
I <sub>DDA</sub>	VDDA current consumption during Erase/Program cycle	<ul> <li>I/Os are inputs with pullups enabled.</li> <li>Peripheral clocks are turned off.</li> </ul>		TBD	TBD	mA
RESET MODE						
IDIO	VDDIO current consumption while reset is active <sup>(3)</sup>			TBD		mA
I <sub>DDA</sub>	VDDA current consumption while reset is active <sup>(3)</sup>			TBD		mA

(1) This is an estimation of current for a typical heavily loaded application. Actual currents will vary depending on system activity, I/O electrical loading and switching frequency.

(2) Brownout events during flash programming can corrupt flash data and permanently lock the device. Programming environments using alternate power sources (such as a USB programmer) must be capable of supplying the rated current for the device and other system components with sufficient margin to avoid supply brownout conditions.

(3) This is the current consumption while reset is active, that is XRSn is low.



#### 6.7.2 System Current Consumption VREG Disable - External Supply

over operating free-air temperature range (unless otherwise noted).

TYP : V<sub>nom</sub>, 30°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING MOD	DE					
I <sub>DD</sub>	CPU1 and CPU2 active in lockstep mode. CPU3 active. VDD current consumption during operational usage.	F29H85xTxx: SYSCLK = 200MHz <sup>(1)</sup>		TBD	1167	mA
I <sub>DD</sub>	CPU1 and CPU2 active in non lockstep mode. CPU3 active. VDD current consumption during operational usage.	F29H85xTxx: SYSCLK = 200MHz <sup>(1)</sup>		TBD	TBD	mA
I <sub>DD</sub>	CPU1 and CPU3 active. VDD current consumption during operational usage.	F29H85xDxx: SYSCLK = 200MHz <sup>(1)</sup>		TBD	TBD	mA
I <sub>DD</sub>	CPU1 and CPU2 active in lockstep mode. VDD current consumption during operational usage.	F29P58xDx5: SYSCLK = 200MHz <sup>(1)</sup>		TBD	1053	mA
оוда	VDDIO current consumption while device is in operating mode	SYSCLK = 200MHz		TBD	66	mA
I <sub>DDA</sub>	VDDA current consumption while device is in operating mode	SYSCLK = 200MHz		TBD	11	mA
IDLE MODE						
IDD	VDD current consumption while device is in Idle mode	<ul> <li>F29H85xTxx</li> <li>CPU is in IDLE mode</li> <li>Flash is powered down</li> <li>XCLKOUT is turned off</li> </ul>		TBD	611	mA
I <sub>DD</sub>	VDD current consumption while device is in Idle mode	<ul> <li>F29P58xDxx</li> <li>CPU is in IDLE mode</li> <li>Flash is powered down</li> <li>XCLKOUT is turned off</li> </ul>		TBD	463	mA
I <sub>DDIO</sub>	VDDIO current consumption while device is in Idle mode	<ul><li>CPU is in IDLE mode</li><li>Flash is powered down</li></ul>		TBD	66	mA
I <sub>DDA</sub>	VDDA current consumption while device is in Idle mode	XCLKOUT is turned off		TBD	11	mA



#### 6.7.2 System Current Consumption VREG Disable - External Supply (continued)

over operating free-air temperature range (unless otherwise noted).

TYP: V<sub>nom</sub>, 30°C

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
STANDBY MODE						
DD	VDD current consumption while device is in Standby mode	<ul> <li>F29H85xTxx</li> <li>CPU is in STANDBY mode</li> <li>Flash is powered down</li> <li>XCLKOUT is turned off</li> </ul>		TBD	577	mA
IDD	VDD current consumption while device is in Standby mode	<ul> <li>F29P58xDxx</li> <li>CPU is in STANDBY mode</li> <li>Flash is powered down</li> <li>XCLKOUT is turned off</li> </ul>		TBD	447	mA
I <sub>DDIO</sub>	VDDIO current consumption while device is in Standby mode	<ul><li>CPU is in STANDBY mode</li><li>Flash is powered down</li></ul>		TBD	66	mA
I <sub>DDA</sub>	VDDA current consumption while device is in Standby mode	XCLKOUT is turned off		TBD	11	mA
FLASH ERASE/PF	ROGRAM					
IDD	VDD Current consumption during Erase/Program cycle <sup>(2)</sup>	<ul> <li>CPU is running from Flash, performing Erase and Program on the unused sector.</li> <li>SYSCLK is running at 200 MHz.</li> <li>I/Os are inputs with pullups enabled.</li> <li>Peripheral clocks are turned OFF.</li> </ul>		500		mA
Ισιο	VDDIO Current consumption during Erase/Program cycle <sup>(2)</sup>	<ul> <li>CPU is running from Flash, performing Erase and Program on the unused sector.</li> <li>SYSCLK is running at 200 MHz.</li> <li>I/Os are inputs with pullups enabled.</li> <li>Peripheral clocks are turned OFF.</li> </ul>		30		mA

(1) Current for a typical heavily loaded application. Actual currents will vary depending on system activity, I/O electrical loading and switching frequency.

(2) Brownout events during flash programming can corrupt flash data and permanently lock the device. Programming environments using alternate power sources (such as a USB programmer) must be capable of supplying the rated current for the device and other system components with sufficient margin to avoid supply brownout conditions.



#### 6.7.3 Operating Mode Test Description

Section 6.7.1 and Section 6.7.4.1 list the current consumption values for the operational mode of the device. The operational mode provides an estimation of what an application might encounter. The test condition for these measurements has the following properties:

- Code is executing from RAM.
- FLASH is read and kept in active state.
- No external components are driven by I/O pins.
- All peripherals have clocks enabled.
- All CPUs are actively executing code.
- CPU1 and CPU2 are operating at 200 MHz.
- All analog peripherals are powered up. ADCs and DACs are periodically converting.



#### 6.7.4 Reducing Current Consumption

The F29H85x and F29P58x devices provide some methods to reduce the device current consumption:

- One of the two low-power modes—IDLE or STANDBY—could be entered during idle periods in the application.
- The flash module may be powered down if the code is run from RAM.
- Disable the pullups on pins that assume an output function.
- Each peripheral has an individual clock-enable bit (PCLKCRx). Reduced current consumption may be achieved by turning off the clock to any peripheral that is not used in a given application. The Typical Current Reduction per Disabled Peripheral table lists the typical current reduction that may be achieved by disabling the clocks using the PCLKCRx register.
- To realize the lowest VDDA current consumption in an LPM, see the Analog-to-Digital Converter (ADC) chapter of the F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual to ensure each module is powered down as well.

PERIPHERAL	I <sub>DDIO</sub> CURRENT REDUCTION (mA)				
ADC <sup>(1)</sup>	TBD				
CLA	TBD				
CLA BGCRC	TBD				
CLB	ТВО				
CMPSS <sup>(1)</sup>	ТВО				
CPU BGCRC	TBD				
CPU TIMER	TBD				
GPDAC	ТВО				
DCAN	ТВО				
DCC	TBD				
DMA	TBD				
eCAP1 and eCAP2	TBD				
eCAP3 <sup>(2)</sup>	ТВО				
ePWM1 to ePWM4 <sup>(3)</sup>	ТВО				
ePWM5 to ePWM8	TBD				
ERAD	TBD				
eQEP	TBD				
FSI RX	ТВО				
FSI TX	ТВО				
HWBIST	ТВО				
12C	TBD				
LIN	TBD				
MCAN (CAN-FD)	TBD				
PMBUS	TBD				
SCI	ТВО				
SDFM	TBD				
SPI	TBD				

6.7.4.1 Typical Current Reduction per Disabled Peripheral

(1) This current represents the current drawn by the digital portion of the each module.

(2) eCAP3 can also be configured as HRCAP.

(3) ePWM1 to ePWM4 can also be configured as HRPWM.



#### **6.8 Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT		
Digital and Analog IO									
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> = I <sub>OH</sub> MIN	VDDIO * 0.8			v		
			I <sub>OH</sub> = –100 μA	VDDIO – 0.2					
	Low-level output voltage		I <sub>OL</sub> = I <sub>OL</sub> MAX			0.4	v		
VOL			I <sub>OL</sub> = 100 μA			0.2			
I <sub>OH</sub>	High-level output source	current for all output pins		-4			mA		
lol	Low-level output sink current for all output pins					4	mA		
	Low-level output sink current for all output pins - GPIO10/15/18/22/23/29	IO_DRVSEL:DRVSELG PIOx = 0				4	mA		
		IO_DRVSEL:DRVSELG PIOx = 1				12	mA		
R <sub>OH</sub>	High-level output impedance for all output pins		VOH=VDDS-0.4V	50	66	96	Ω		
R <sub>OL</sub>	Low-level output impedance for all output pins		VOL=0.4V	48	60	84	Ω		
	High-level input voltage			2.0			V		
V <sub>IH</sub>	High-level input voltage - GPIO10/15/18/22/23/29	IO_MODSEL:MODSEL GPIOx = 0		0.7*VDDIO			V		
		IO_MODSEL:MODSEL GPIOx = 1		1.35			V		
VIL	Low-level input voltage					0.8	V		
	Low-level input voltage - GPIO10/15/18/22/23/29	IO_MODSEL:MODSEL GPIOx = 0				0.3*VDDIO	V		
		IO_MODSEL:MODSEL GPIOx = 1				0.8	V		
V <sub>HYSTERESIS</sub>	Input hysteresis (AIO)			125			m)/		
	Input hysteresis (GPIO)			125			mv		
	Input current	Pins with pulldown	VDDIO = 3.3 V V <sub>IN</sub> = VDDIO		120		μA		
I <sub>PULLUP</sub>	Input current	Digital inputs with pullup enabled <sup>(1)</sup>	VDDIO = 3.3 V V <sub>IN</sub> = 0 V		160		μA		
R <sub>PULLDOWN</sub>	Weak pulldown resistance			22	31	62	kΩ		
R <sub>PULLUP</sub>	Weak pullup resistance			19	29	54	kΩ		
		GPIO10/15/18/22/23/29		20	31	65	kΩ		
I <sub>LEAK</sub>	Pin leakage	Digital inputs	Pullups and outputs			0.1	μΑ		
		Digital inputs (GPIO10/15/18/22/23/2 9)	disabled $0 \vee \leq V_{IN} \leq VDDIO$			20			
		Analog pins	Analog drivers disabled 0 V ≤ V <sub>IN</sub> ≤ VDDA			0.1			
CI	Input capacitance	Digital inputs			2		pF		
		Analog pins <sup>(2)</sup>							


# 6.8 Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VREG and BOR	R				
VREG, POR, BOR <sup>(3)</sup>					

(1) See the Pins With Internal Pullup and Pulldown table for a list of pins with a pullup or pulldown.

(2) The analog pins are specified separately; see the Per-Channel Parasitic Capacitance table that is in the ADC Input Models section.

(3) See the Power Management Module (PMM) section.

# 6.9 Thermal Resistance Characteristics for ZEX Package

		°C/W <sup>(1)</sup>
RA	Junction-to-case thermal resistance, top	4.4
	Junction-to-case thermal resistance, bottom         Junction-to-board thermal resistance         Junction to free air thermal resistance	N/A
RO <sub>JB</sub>	Junction-to-board thermal resistance	5.7
RO <sub>JA</sub> (High k PCB)	Junction-to-free air thermal resistance	18.6
Psi <sub>JT</sub>	Junction-to-package top	0.4
Psi <sub>JB</sub>	Junction-to-board	5.5

(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO<sub>JC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
- JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

# 6.10 Thermal Resistance Characteristics for PTS Package

		°C/W(1)
PA	Junction-to-case thermal resistance, top	4.7
KOJC	Junction-to-case thermal resistance, bottom     0       Junction-to-board thermal resistance     6       PCB)     Junction-to-free air thermal resistance     1	0.2
RO <sub>JB</sub>	Junction-to-board thermal resistance	6.6
RO <sub>JA</sub> (High k PCB)	Junction-to-free air thermal resistance	17.9
Psi <sub>JT</sub>	Junction-to-package top	0.1
Psi <sub>JB</sub>	Junction-to-board	6.3

(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO<sub>JC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
- JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

# 6.11 Thermal Resistance Characteristics for RFS Package

		°C/W <sup>(1)</sup>
PA	Junction-to-case thermal resistance, top	4.8
KOJC	Junction-to-case thermal resistance, top4.8Junction-to-case thermal resistance, bottom0.2Junction-to-board thermal resistance5.8Junction-to-free air thermal resistance17.9Junction-to-package top0.1	0.2
RΘ <sub>JB</sub>	Junction-to-board thermal resistance	5.8
RO <sub>JA</sub> (High k PCB)	Junction-to-free air thermal resistance	17.9
Psi <sub>JT</sub>	Junction-to-package top	0.1
Psi <sub>JB</sub>	Junction-to-board	5.8

(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO<sub>JC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
- JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements



# 6.12 Thermal Resistance Characteristics for PZS Package

		°C/W <sup>(1)</sup>
Pou	Junction-to-case thermal resistance, top	5.0
KO <sup>JC</sup>	Junction-to-case thermal resistance, bottom	0.2
RO <sub>JB</sub>	Junction-to-board thermal resistance	5.0
RO <sub>JA</sub> (High k PCB)	Junction-to-free air thermal resistance	18.0
Psi <sub>JT</sub>	Junction-to-package top	0.1
Psi <sub>JB</sub>	Junction-to-board	4.8

(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO<sub>JC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
- JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

# 6.13 Thermal Design Considerations

Based on the end application design and operational profile, the  $I_{DD}$  and  $I_{DDIO}$  currents could vary. Systems that exceed the recommended maximum power dissipation in the end product may require additional thermal enhancements. Ambient temperature ( $T_A$ ) varies with the end application and product design. The critical factor that affects reliability and functionality is  $T_J$ , the junction temperature, not the ambient temperature. Hence, care should be taken to keep  $T_J$  within the specified limits.  $T_{case}$  should be measured to estimate the operating junction temperature  $T_J$ .  $T_{case}$  is normally measured at the center of the package top-side surface. The thermal application note *Semiconductor and IC Package Thermal Metrics* helps to understand the thermal metrics and definitions.



# 6.14 System

# 6.14.1 Power Management Module (PMM)

# 6.14.1.1 Introduction

The Power Management Module (PMM) handles all the power management functions required for device operation.

## 6.14.1.2 Overview

The block diagram of the PMM is shown in Figure 6-1. As can be seen, the PMM comprises of various subcomponents, which are described in the subsequent sections.



Figure 6-1. PMM Block Diagram

### 6.14.1.2.1 Power Rail Monitors

The PMM has voltage monitors on the supply rails that release the XRSn signal high once the voltages cross the set threshold during power up. They also function to trip the XRSn signal low if any of the voltages drop below the programmed levels. The various voltage monitors are described in subsequent sections.

#### Note

Not all the voltage monitors are supported for device operation in an application after boot up. In the case where a voltage monitor is not supported, an external supervisor is recommended if the device needs supply voltage monitoring while the application is running.

The three voltage monitors (I/O POR, I/O BOR, VDD POR) all have to release their respective outputs before the device begins operation (that is, XRSn goes high). However, if any of the voltage monitors trips, XRSn is driven low. The I/Os are held in high impedance when any of the voltage monitors trip.



### 6.14.1.2.1.1 I/O POR (Power-On Reset) Monitor

The I/O POR monitor supervises the VDDIO rail. During power up, this is the first monitor to release (that is, first to untrip) on VDDIO.

### 6.14.1.2.1.2 I/O BOR (Brown-Out Reset) Monitor

The I/O BOR monitor also supervises the VDDIO rail. During power up, this is the second monitor to release (that is, second to untrip) on VDDIO. This monitor has a tighter tolerance compared to the I/O POR.

Any drop in voltage below the recommended operating voltages will trip the I/O BOR and reset the device but this can be disabled by setting VMONCTL.bit.BORLVMONDIS to 1. The I/O BOR can only be disabled after the device has fully booted up. If the I/O BOR is disabled, the I/O POR will reset the device for voltage drops.

#### Note

The level at which the I/O POR trips is well below the minimum recommended voltage for VDDIO, and therefore should not be used for device supervision.

Figure 6-2 shows the operating region of the I/O BOR.



Figure 6-2. I/O BOR Operating Region

# 6.14.1.2.1.3 VDD POR (Power-On Reset) Monitor

The VDD POR monitor supervises the VDD rail. During power up, this monitor releases (that is, untrips) once the voltage crosses the programmed trip level on VDD.

#### Note

VDD POR is programmed at a level below the minimum recommended voltage for VDD, and therefore it should not be relied upon for VDD supervision if that is required in the application.

### 6.14.1.2.2 External Supervisor Usage

VDDIO Monitoring: The I/O BOR is supported for application use, so an external supervisor is not required to monitor the I/O rail.



VDD Monitoring:

- VDD supplied from the internal VREG: The VDD supply is derived from the VDDIO supply. The VREG is designed in such a way that a valid VDDIO supply(monitored by the IO BOR) implies a valid VDD supply.
- VDD supplied from an external supply: The VDD POR is not supported for application use. If VDD monitoring
  is required by the application, an external supervisor can be used to monitor the VDD rail.

### Note

The use of an external supervisor with the internal VREG is not supported. If VDD monitoring is required by the application, a package with a VREGENZ pin must be used to power VDD externally.

### 6.14.1.2.3 Delay Blocks

The delay blocks in the path of the voltage monitors work together to delay the release time between the voltage monitors and XRSn. This is to ensure that the voltages are stable when XRSn releases. The delay blocks are only active during power up (that is, when VDDIO and VDD are ramping up).

The delay blocks contribute to the minimum slew rates specified in Power Management Module Electrical Data and Timing for the power rails.

**Note** The delay numbers specified in the block diagram are typical numbers.

## 6.14.1.2.4 Internal 1.2-V LDO Voltage Regulator (VREG)

The internal VREG is supplied by the VDDIO rail and can generate the 1.2 V required to power the VDD pins. Although the internal VREG eliminates the need to use an external supply for VDD, decoupling capacitors are still required on the VDD pins for VREG stability and transients. See the *VDD Decoupling* section for details.

### 6.14.1.2.5 VREGENZ

The VREGENZ (VREG disable) pin controls the state of the internal VREG. To enable the internal VREG, connect the VREGENZ pin to a logic low voltage. For applications supplying VDD externally (external VREG), disable the internal VREG by tying the VREGENZ pin high.

**Note** Not all device packages have VREGENZ pinned out. For packages without VREGENZ pinned out, internal VREG mode is not supported.

### 6.14.1.3 External Components

### 6.14.1.3.1 Decoupling Capacitors

VDDIO and VDD require decoupling capacitors for correct operation. The requirements are outlined in subsequent sections.

### 6.14.1.3.1.1 VDDIO Decoupling

Place a minimum amount of decoupling capacitance on VDDIO. See the  $C_{VDDIO}$  parameter in Power Management Module Electrical Data and Timing. The actual amount of decoupling capacitance to use is a requirement of the power supply driving VDDIO. Either of the configurations outlined below is acceptable:

- Configuration 1: Place a decoupling capacitor on each VDDIO pin per the C<sub>VDDIO</sub> parameter.
- Configuration 2: Install a single decoupling capacitor that is the equivalent of C<sub>VDDIO</sub> \* VDDIO pins.

### Note

Having the decoupling capacitor or capacitors close to the device pins is critical.



### 6.14.1.3.1.2 VDD Decoupling

Place a minimum amount of decoupling capacitance on VDD. See the C<sub>VDD</sub> TOTAL parameter in Power Management Module Electrical Data and Timing.

In external VREG mode, the actual amount of decoupling capacitance to use is a requirement of the power supply driving VDD.

Either of the configurations outlined below is acceptable:

 Configuration 1: Divide C<sub>VDD</sub> TOTAL equally across the VDD pins. In this configuration, the VDD pins may be separated at the PCB level.

Note

Configuration 2: Install a single decoupling capacitor with value of C<sub>VDD</sub> TOTAL. In this configuration, all VDD pins must be connected to each other on the PCB.

Having the decoupling capacitor or capacitors close to the device pins is critical.

### 6.14.1.4 Power Sequencing

### 6.14.1.4.1 Supply Pins Ganging

Connecting all 3.3-V rails together and supplying from a single source are strongly recommended. This list includes:

- VDDIO
- VDDA

In addition, connect all power pins to avoid leaving any unconnected.

In external VREG mode, the VDD pins should be tied together and supplied from a single source.

In internal VREG mode, tying the VDD pins together is optional as long as each VDD pin has a capacitor connected to pin. See the *VDD Decoupling* section for VDD decoupling configurations.

The analog modules on the device have fairly high PSRR; therefore, in most cases, noise on VDDA will have to exceed the recommended operating conditions of the supply rails before the analog modules see performance degradation. Therefore, supplying VDDA separately typically offers minimal benefits. Nevertheless, for the purposes of noise improvement, placing a pi filter between VDDIO and VDDA is acceptable.

#### Note

All the supply pins per rail are tied together internally. For example, all VDDIO pins are tied together internally, all VDD pins are tied together internally, and so forth.

#### 6.14.1.4.2 Signal Pins Power Sequence

Before powering the device, do not apply voltage larger than 0.3 V above VDDIO or 0.3 V below VSS to any digital pin and 0.3 V above VDDA or 0.3 V below VSSA to any analog pin (including VREFHI). Simply, the signal pins should only be driven after XRSn goes high, provided all the 3.3-V rails are tied together. This sequencing is still required even if VDDIO and VDDA are not tied together.

### CAUTION

If the above sequence is violated, device malfunction and possibly damage can occur as current will flow through unintended parasitic paths in the device.



#### 6.14.1.4.3 Supply Pins Power Sequence

### 6.14.1.4.3.1 External VREG/VDD Mode Sequence

Figure 6-3 depicts the power sequencing requirements for external VREG mode. The values for all the parameters indicated can be found in Power Management Module Electrical Data and Timing.



- A. This trip point is the trip point before XRSn releases. See the Power Management Module Characteristics table.
- B. This trip point is the trip point after XRSn releases. See the Power Management Module Characteristics table.
- C. During power up, the All Monitors Release Signal goes high after all POR and BOR monitors are released. See the *PMM Block Diagram*.
- D. During power down, the All Monitors Release Signal goes low if any of the POR or BOR monitors are tripped. See the *PMM Block Diagram*.

### Figure 6-3. External VREG Power Up Sequence

### For Power Up:

- 1. VDDIO (that is, the 3.3-V rail) should come up first with the minimum slew rate specified.
- 2. VDD (that is, the 1.2-V rail) should come up next with the minimum slew rate specified.
- 3. The time delta between the VDDIO rail coming up and when the VDD rail can come up is also specified.
- 4. After the times specified by V<sub>DDIO-MON-TOT-DELAY</sub> and V<sub>XRSN-PD-DELAY</sub>, XRSn will be released and the device starts the boot-up sequence.
- 5. The I/O BOR monitor has different release points during power up and power down.
- 6. During power up, both VDDIO and VDD rails have to be up before XRSn releases.

### For Power Down:

- 1. There is no requirement between VDDIO and VDD on which should power down first; however, there is a minimum slew rate specification.
- 2. The I/O BOR monitor has different release points during power up and power down.
- 3. Any of the POR or BOR monitors that trips during power down will cause XRSn to go low after V<sub>XRSN-PD-DELAY</sub>.

#### Note

The All Monitors Release Signal is an internal signal.

#### Note

If there is an external circuit driving XRSn (for example, a supervisor), the boot-up sequence does not start until the XRSn pin is released by all internal and external sources.



#### 6.14.1.4.3.2 Internal VREG/VDD Mode Sequence

Figure 6-4 depicts the power sequencing requirements for internal VREG mode. The values for all the parameters indicated can be found in Power Management Module Electrical Data and Timing.



- A. This trip point is the trip point before XRSn releases. See the Power Management Module Characteristics table.
- B. This trip point is the trip point after XRSn releases. See the *Power Management Module Characteristics* table.
- C. During power up, the All Monitors Release Signal goes high after all POR and BOR monitors are released. See the *PMM Block Diagram*.
- D. During power down, the All Monitors Release Signal goes low if any of the POR or BOR monitors are tripped. See the *PMM Block Diagram*.

### Figure 6-4. Internal VREG Power Up Sequence

### • For Power Up:

- 1. VDDIO (that is, the 3.3-V rail) should come up with the minimum slew rate specified.
- 2. The Internal VREG powers up after the I/O monitors (I/O POR and I/O BOR) are released.
- 3. After the times specified by V<sub>DDIO-MON-TOT-DELAY</sub> and V<sub>XRSN-PU-DELAY</sub>, XRSn will be released and the device starts the boot-up sequence.
- 4. The I/O BOR monitor has different release points during power up and power down.

### For Power Down:

- 1. The only requirement on VDDIO during power down is the slew rate.
- 2. The I/O BOR monitor has different release points during power up and power down.
- The I/O BOR tripping will cause XRSn to go low after V<sub>XRSN-PD-DELAY</sub> and also power down the Internal VREG.

Note

### The All Monitors Release Signal is an internal signal.

#### Note

If there is an external circuit driving XRSn (for example, a supervisor), the boot-up sequence does not start until the XRSn pin is released by all internal and external sources.

#### 6.14.1.4.3.3 Supply Sequencing Summary and Effects of Violations

The acceptable power-up sequence for the rails is summarized below. "Power up" here means the rail in question has reached the minimum recommended operating voltage.

### CAUTION

### Non-acceptable sequences leads to reliability concerns and possibly damage.

For simplicity, connecting all 3.3-V rails together and following the descriptions in Supply Pins Power Sequence is recommended.

### Table 6-1. External VREG Sequence Summary

CASE					
CASE	VDDIO	VDDA	VDD	AUCEPTABLE	
А	1	2	3	Yes	
В	1	3	2	Yes	
С	2	1	3	No	
D	2	3	1	No	
E	3	2	1	No	
F	3	1	2	No	
G	1	1	2	Yes	
Н	2	2	1	No	

### Table 6-2. Internal VREG Sequence Summary

CASE	RAILS POWE		
CASE	VDDIO	VDDA	
А	1	2	Yes
В	2	1	No
C	1	1	Yes

### Note

The analog modules on the device should only be powered after VDDA has reached the minimum recommended operating voltage.

### 6.14.1.4.3.4 Supply Slew Rate

VDDIO has a minimum slew rate requirement. If the minimum slew rate is not met, XRSn might toggle a few times until VDDIO crosses the I/O BOR region.

#### Note

The toggling on XRSn has no adverse effect on the device as boot only starts once XRSn is steadily high. However if XRSn from the device is used to gate the reset signal of other ICs, then the slew rate requirement should be met to prevent this toggling.

VDD has a minimum slew rate requirement in external VREG mode. If the minimum slew rate is not met, the VDD POR may release before the VDD operational minimum voltage is met and the device may not start in a properly reset state.



### 6.14.1.5 Power Management Module Electrical Data and Timing

#### 6.14.1.5.1 Power Management Module Operating Conditions

#### over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
General						
C <sub>VDDIO</sub> <sup>(1)</sup> <sup>(2)</sup>	VDDIO Capacitance Per Pin		0.1			uF
C <sub>VDDA</sub> <sup>(1)</sup> <sup>(2)</sup>	VDDA Capacitance Per Pin		2.2			uF
SR <sub>VDD33</sub> <sup>(3)</sup>	Supply Ramp Rate of 3.3V Rails (VDDIO, VDDA). Internal/External VREG		3		100	mV/us
V <sub>BOR-VDDIO-GB</sub>	VDDIO Brown Out Reset Voltage Guardband			0.1		V
External VRE	G					
C <sub>VDD</sub> TOTAL <sup>(1) (4)</sup>	Total VDD Capacitance		10			uF
SR <sub>VDD12</sub> <sup>(3)</sup>	Supply Ramp Rate of 1.2V Rail (VDD)		2		100	mV/us
V <sub>DD33</sub> - V <sub>DD12</sub> Delay <sup>(6)</sup>	Ramp Delay Between VDD33 and VDD12		0			us
Internal VREG	; ;					
C <sub>VDD</sub> TOTAL <sup>(4)</sup>	Total VDD Capacitance		10			uF
I <sub>VREG-LOAD</sub>	Voltage Regulator Load Current				500	mA

(1) The exact value of the decoupling capacitance depends on the system voltage regulation solution that is supplying these pins.

(2) It is recommended to tie the 3.3V rails (VDDIO, VDDA) together and supply them from a single source.

(3) Supply ramp rate faster than the max can trigger the on-chip ESD protection.

(4) See the Power Management Module (PMM) section on possible configurations for the total decoupling capacitance.

(5) TI recommends V<sub>BOR-VDDIO-GB</sub> to avoid BOR-VDDIO resets due to normal supply noise or load-transient events on the 3.3-V VDDIO system regulator. Good system regulator design and decoupling capacitance (following the system regulator specifications) are important to prevent activation of the BOR-VDDIO during normal device operation. The value of V<sub>BOR-VDDIO-GB</sub> is a system-level design consideration; the voltage listed here is typical for many applications.

(6) Delay between when the 3.3-V rail ramps up and when the 1.2-V rail ramps up. See the *External VREG Sequence Summary* table and the *Internal VREG Sequence Summary* table for the allowable supply ramp sequences.

#### 6.14.1.5.2 Power Management Module Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>VREG</sub>	Internal Voltage Regulator Output			1.23		V
V <sub>VREG</sub> -INRUSH	Internal Voltage Regulator Inrush Current			1150		mA
V <sub>POR-VDDIO</sub>	VDDIO Power on Reset Voltage	Before and After XRSn Release		2.3		V
VBOR-VDDIO-UP	VDDIO Brown Out Reset Voltage on Ramp Up	Before XRSn Release			3.0	V
V <sub>BOR-VDDIO-</sub> DOWN <sup>(1)</sup>	VDDIO Brown Out Reset Voltage on Ramp Down	After XRSn Release	2.81		3.0	V
V <sub>POR-VDD-UP</sub>	VDD Power on Reset Voltage on Ramp Up	Before XRSn Release		1.0		V
V <sub>POR-VDD-</sub> DOWN <sup>(2)</sup>	VDD Power on Reset Voltage on Ramp Down	After XRSn Release		1.0		V
V <sub>XRSn-PU-</sub> DELAY <sup>(3)</sup>	XRSn Release Delay after Supplies are Ramped Up During Power-Up	Internal VREG		40		us

ADVANCE INFORMATION

### 6.14.1.5.2 Power Management Module Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V <sub>XRSn-PD-</sub> DELAY <sup>(4)</sup>	XRSn Trip Delay after Supplies are Ramped Down During Power-Down	External VREG	320		us
V <sub>XRSn-PD-</sub> DELAY <sup>(4)</sup>	XRSn Trip Delay after Supplies are Ramped Down During Power-Down		2		ns
V <sub>DDIO-MON-</sub> TOT-DELAY	Total Delays in Path of VDDIO Monitors (POR, BOR)		80		us
	XRSn Release Delay after a VDD POR Event		360		us
	XRSn Release Delay after a VDDIO BOR	Internal VREG, Supplies Within Operating Range	360		us
V <sub>XRSn-MON</sub>	XRSn Release Delay after a VDDIO POR Event		440		us
RELEASE-DELAY	XRSn Release Delay after a VDD POR Event		360		us
	XRSn Release Delay after a VDDIO BOR	External VREG, Supplies Within Operating Range	360		us
	XRSn Release Delay after a VDDIO POR Event		440		us

(1) See the I/O BOR Operating Region figure.

(2) V<sub>POR-VDD</sub> is not supported and it is set to trip at a level below the recommended operating conditions. If monitoring of VDD is needed, an external supervisor is required.

(3) Supplies are considered fully ramped up after they cross the minimum recommended operating conditions for the respective rail. All POR and BOR monitors need to be released before this delay takes effect.

(4) On power down, any of the POR or BOR monitors that trips will immediately trip XRSn. This delay is the time between any of the POR, BOR monitors tripping and XRSn going low. It is variable and depends on the ramp down rate of the supply.

(5) This is the transient current drawn on the VDDIO rail when the internal VREG turns on. Due to this, there might be some voltage drops on the VDDIO rail when the VREG turns on which could cause the VREG to ramp up in steps. There is no detriment to the device from this but the effect can be reduced if desired by using sufficient decoupling capacitors on VDDIO or picking an LDO/DC-DC that can supply this transient current.



# 6.14.2 Reset Timing

XRSn is the device reset pin. It functions as an input and open-drain output. The device has a built-in power-on reset (POR) and brown-out reset (BOR) monitors. During power up, the monitor circuits keep the XRSn pin low. For more details, see the *Power Management Module (PMM)* section. A watchdog or NMI watchdog reset will also drive the pin low. An external open-drain circuit may drive the pin to assert a device reset.

A resistor with a value from 2.2 k $\Omega$  to 10 k $\Omega$  should be placed between XRSn and VDDIO. A capacitor should be placed between XRSn and VSS for noise filtering, it should be 100 nF or smaller. These values will allow the watchdog to properly drive the XRSn pin to V<sub>OL</sub> within 512 OSCCLK cycles when the watchdog reset is asserted. Figure 6-5 shows the recommended reset circuit.



Figure 6-5. Reset Circuit



### 6.14.2.1 Reset Sources

The Reset Signals table summarizes the various reset signals and their effect on the device.

Table 6-3. Reset Signals								
RESET SOURCE	LPOST	HSM RESET	CPU1 SUBSYSTEM RESET	CPU2 SUBSYSTEM RESET	CPU3 SUBSYSTEM RESET	JTAG/ DEBUG LOGIC RESET	lOs	XRSn OUTPUT
PORESETn_RAW	Yes	Yes	Yes	Yes	Yes	Yes	Hi-Z	Yes
PORESETn	-	Yes	Yes	Yes	Yes	Yes	Hi-Z	Yes
XRSn Pin	-	Yes	Yes	Yes	Yes	-	Hi-Z	-
CPU1.SIMRESET.XRSn	-	Yes	Yes	Yes	Yes	-	Hi-Z	Yes
CPU1.WDRSn	-	Yes	Yes	Yes	Yes	-	Hi-Z	Yes
ESM CPU1.NMIWDRSn <sup>(1)</sup>	-	Yes	Yes	Yes	Yes	-	Hi-Z	Yes
CPU1.SYSRSn (Debugger Reset)	-	-	Yes	Yes	Yes	-	Hi-Z	-
CPU2.WDRSn	-	-	-	Yes	-	-	-	-
ESM CPU2.NMIWDRSn <sup>(1)</sup>	-	Yes	Yes	Yes	Yes	-	Hi-Z	Yes
CPU2.SYSRSn (Debugger Reset)	-	-	-	Yes	-	-	-	-
CPU3.WDRSn	-	-	-	-	Yes	-	-	-
ESM CPU3.NMIWDRSn <sup>(1)</sup>	-	Yes	Yes	Yes	Yes	-	Hi-Z	Yes
CPU3.SYSRSn (Debugger Reset)	-	-	-	-	Yes	-	-	-
ECAT_RESET_OUT	-	Yes	Yes	Yes	Yes	-	Hi-Z	Yes

(1) Applicable only if ESM CPU instances are programmed in ESMXRSNCTL register to trigger XRSn. For more details, refer to the Error Signaling Module (ESM\_C29) chapter in the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual*.

The parameter th(boot-mode) must account for a reset initiated from any of these sources.

See the *Resets* section of the System Control chapter in the *F29H85x* and *F29P58x* Real-Time Microcontrollers Technical Reference Manual.

### CAUTION

Some reset sources are internally driven by the device. Some of these sources will drive XRSn low, use this to disable any other devices driving the boot pins. The SCCRESET and debugger reset sources do not drive XRSn; therefore, the pins used for boot mode should not be actively driven by other devices in the system. The boot configuration has a provision for changing the boot pins in OTP.



# 6.14.2.2 Reset Electrical Data and Timing

6.14.2.2.1 Reset XRSn Timing Requirements							
		MIN	MAX	UNIT			
t <sub>h(boot-mode)</sub>	Hold time for boot-mode pins	1.5		ms			
t <sub>w(RSL2)</sub>	Pulse duration, XRSn low on warm reset	3.2		μs			

#### 6.14.2.2.2 Reset XRSn Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>w(RSL1)</sub>	Pulse duration, XRSn driven low by device after supplies are stable		100		μs
t <sub>w(WDRS)</sub>	Pulse duration, reset pulse generated by watchdog		512t <sub>c(OSCCLK)</sub>		cycles
t <sub>boot-flash</sub>	Boot-ROM execution time to first instruction fetch in flash			80	ms

#### 6.14.2.2.3 Reset Timing Diagrams



- A. The XRSn pin can be driven externally by a supervisor or an external pullup resistor, see the *Pin Attributes* table. On-chip monitors will hold this pin low until the supplies are in a valid range.
- B. After reset from any source (see the *Reset Sources* section), the boot ROM code samples Boot Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function. If boot ROM code executes after power-on conditions (in debugger environment), the boot code execution time is based on the current SYSCLK speed. The SYSCLK will be based on user environment and could be with or without PLL enabled.

### Figure 6-6. Power-on Reset



- I/O Pins User-Code Dependent GPIO Pins as Input (Pullups are Disabled)
- After reset from any source (see the Reset Sources section), the Boot ROM code samples BOOT Mode pins. Based on the status of Α. the Boot Mode pin, the boot code branches to destination memory or boot code function. If Boot ROM code executes after power-on conditions (in debugger environment), the Boot code execution time is based on the current SYSCLK speed. The SYSCLK will be based on user environment and could be with or without PLL enabled.



www.ti.com

User-Code Dependent



# 6.14.3 Clock Specifications

# 6.14.3.1 Clock Sources

CLOCK SOURCE	MODULES CLOCKED	COMMENTS
INTOSC1	Can be used to provide clock for: <ul> <li>Watchdog block</li> <li>Main PLL</li> <li>CPU-Timer 2</li> </ul>	Internal oscillator 1. Zero-pin overhead 10-MHz internal oscillator.
INTOSC2 <sup>(1)</sup>	Can be used to provide clock for: <ul> <li>Main PLL</li> <li>Auxiliary PLL</li> <li>CPU-Timer 2</li> </ul>	Internal oscillator 2. Zero-pin overhead 10-MHz internal oscillator.
XTAL	Can be used to provide clock for: <ul> <li>Main PLL</li> <li>Auxiliary PLL</li> <li>CPU-Timer 2</li> </ul>	External crystal or resonator connected between the X1 and X2 pins or single-ended clock connected to the X1 pin.
AUXCLKIN	Can be used to provide clock for: • MCAN bit clock	Single-ended 3.3-V level clock source. GPIO133/AUXCLKIN pin should be used to provide the input clock.

### Table 6-4. Possible Reference Clock Sources

(1) On reset, internal oscillator 2 (INTOSC2) is the default clock source for system PLL (OSCCLK).





Figure 6-8. Clocking System

Copyright © 2024 Texas Instruments Incorporated





 $f_{PLLRAWCLK} = \frac{foscclk}{(REFDIV+1)} \times \frac{IMULT}{(ODIV+1)}$ 

Figure 6-9. SYSPLL

### 6.14.3.2 Clock Frequencies, Requirements, and Characteristics

This section provides the frequencies and timing requirements of the input clocks, PLL lock times, frequencies of the internal clocks, and the frequency and switching characteristics of the output clock.

### 6.14.3.2.1 Input Clock Frequency and Timing Requirements, PLL Lock Times

#### 6.14.3.2.1.1 Input Clock Frequency

		MIN	MAX	UNIT
f <sub>(XTAL)</sub>	Frequency, X1/X2, from external crystal or resonator	10	20	MHz
f <sub>(X1)</sub>	Frequency, X1, from external oscillator	10	25	MHz

#### 6.14.3.2.1.2 XTAL Oscillator Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	ТҮР	MAX	UNIT
X1 V <sub>IL</sub>	Valid low-level input voltage	-0.3		0.3 * VDDIO	V
X1 V <sub>IH</sub>	Valid high-level input voltage	0.7 * VDDIO		VDDIO + 0.3	V

### 6.14.3.2.1.3 X1 Input Level Characteristics When Using an External Clock Source Not a Crystal

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
X1 V <sub>IL</sub>	Valid low-level input voltage	-0.3	0.3 * VDDIO	V
X1 V <sub>IH</sub>	Valid high-level input voltage	0.7 * VDDIO	VDDIO + 0.3	V

### 6.14.3.2.1.4 X1 Timing Requirements

		MIN	MAX	UNIT
t <sub>f(X1)</sub>	Fall time, X1		6	ns
t <sub>r(X1)</sub>	Rise time, X1		6	ns
t <sub>w(X1L)</sub>	Pulse duration, X1 low as a percentage of $t_{c(X1)}$	45%	55%	
t <sub>w(X1H)</sub>	Pulse duration, X1 high as a percentage of $t_{c(X1)}$	45%	55%	

#### 6.14.3.2.1.5 AUXCLKIN Timing Requirements

		MIN	MAX	UNIT
t <sub>f(AUXI)</sub>	Fall time, AUXCLKIN		6	ns
t <sub>r(AUXI)</sub>	Rise time, AUXCLKIN		6	ns
t <sub>w(AUXL)</sub>	Pulse duration, AUXCLKIN low as a percentage of $t_{c(XCI)}$	45%	55%	
t <sub>w(AUXH)</sub>	Pulse duration, AUXCLKIN high as a percentage of $t_{c(XCI)}$	45%	55%	

### 6.14.3.2.1.6 APLL Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
Clock Out Accuracy			0.2	%
PLL Lock time				
SYS/AUX PLL Lock Time <sup>(1)</sup>			5µs + (1024 * (REFDIV + 1) * t <sub>c(OSCCLK)</sub> )	us

(1) The PLL lock time here defines the typical time that takes for the PLL to lock once PLL is enabled (SYSPLLCTL1[PLLENA]=1). Additional time to verify the PLL clock using Dual Clock Comparator (DCC) is not accounted here. TI recommends using the latest example software from C2000Ware for initializing the PLLs. For the system PLL, see InitSysPII() or SysCtl\_setClock().



### 6.14.3.2.1.7 XCLKOUT Switching Characteristics PLL Bypassed or Enabled

over recommended operating conditions (unless otherwise noted)

	PARAMETER <sup>(1)</sup>	MIN	MAX	UNIT
t <sub>f(XCO)</sub>	Fall time, XCLKOUT		5	ns
t <sub>r(XCO)</sub>	Rise time, XCLKOUT		5	ns
t <sub>w(XCOL)</sub>	Pulse duration, XCLKOUT low	H – 2 <sup>(2)</sup>	H + 2 <sup>(2)</sup>	ns
t <sub>w(XCOH)</sub>	Pulse duration, XCLKOUT high	H – 2 <sup>(2)</sup>	H + 2 <sup>(2)</sup>	ns
f <sub>(XCO)</sub>	Frequency, XCLKOUT		50	MHz

(1) A load of 40 pF is assumed for these parameters.

(2)  $H = 0.5t_{c(XCO)}$ 



## 6.14.3.3 Input Clocks

In addition to the internal 0-pin oscillators, multiple external clock source options are available. Figure 6-10 shows the recommended methods of connecting crystals, resonators, and oscillators to pins X1/X2 (also referred to as XTAL) and AUXCLKIN.



Figure 6-10. Connecting Input Clocks to a F29H85x and F29P58x Device

# 6.14.3.4 XTAL Oscillator

### 6.14.3.4.1 Introduction

The crystal oscillator in this device is an embedded electrical oscillator that, when paired with a compatible quartz crystal (or a ceramic resonator), can generate the system clock required by the device.

### 6.14.3.4.2 Overview

The following sections describe the components of the electrical oscillator and crystal.

### 6.14.3.4.2.1 Electrical Oscillator

The electrical oscillator in this device is a Pierce oscillator. It is a positive feedback inverter circuit that requires a tuning circuit in order to oscillate. When this oscillator is paired with a compatible crystal, a tank circuit is formed. This tank circuit oscillates at the fundamental frequency of the crystal. On this device, the oscillator is designed to operate in parallel resonance mode due to the shunt capacitor (C0) and required load capacitors (CL). Figure 6-11 illustrates the components of the electrical oscillator and the tank circuit.



Figure 6-11. Electrical Oscillator Block Diagram

# 6.14.3.4.2.1.1 Modes of Operation

The electrical oscillator in this device has two modes of operation: crystal mode and single-ended mode.

# 6.14.3.4.2.1.1.1 Crystal Mode of Operation

In the crystal mode of operation, a quartz crystal with load capacitors has to be connected to X1 and X2.

This mode of operation is engaged when [XTAL On] = 1, which is achieved by setting XTALCR.OSCOFF = 0 and XTALCR.SE = 0. There is an internal bias resistor for the feedback loop so an external one should not be used. Adding an external bias resistor will create a parallel resistance with the internal Rbias, moving the bias point of operation and possibly leading to clipped waveforms, out-of-specification duty cycle, and reduction in the effective negative resistance.

In this mode of operation, the resultant clock on X1 is passed through a comparator (Comp) to the rest of the chip. The clock on X1 needs to meet the VIH and VIL of the comparator. See the *XTAL Oscillator Characteristics* table for the VIH and VIL requirements of the comparator.

# 6.14.3.4.2.1.1.2 Single-Ended Mode of Operation

In the single-ended mode of operation, a clock signal is connected to X1 with X2 left unconnected. A quartz crystal should not be used in this mode.



This mode is enabled when [XTAL On] = 0, which can be achieved by setting XTALCR.OSCOFF = 1 and XTALCR.SE = 1.

In this mode of operation, the clock on X1 is passed through a buffer (Buffer) to the rest of the chip. See the X1 Input Level Characteristics When Using an External Clock Source (Not a Crystal) table for the input requirements of the buffer.

## 6.14.3.4.2.1.2 XTAL Output on XCLKOUT

The output of the electrical oscillator that is fed to the rest of the chip can be brought out on XCLKOUT for observation by configuring the CLKSRCCTL3.XCLKOUTSEL and XCLKOUTDIVSEL.XCLKOUTDIV registers. See the *GPIO Muxed Pins* table for a list of GPIOs that XCLKOUT comes out on.

## 6.14.3.4.2.2 Quartz Crystal

Electrically, a quartz crystal can be represented by an LCR (Inductor-Capacitor-Resistor) circuit. However, unlike an LCR circuit, crystals have very high Q due to the low motional resistance and are also very underdamped. Components of the crystal are shown in Figure 6-12 and explained below.



Figure 6-12. Crystal Electrical Representation

Cm (Motional capacitance): Denotes the elasticity of the crystal.

**Rm (Motional resistance):** Denotes the resistive losses within the crystal. This is not the ESR of the crystal but can be approximated as such depending on the values of the other crystal components.

Lm (Motional inductance): Denotes the vibrating mass of the crystal.

**C0 (Shunt capacitance):** The capacitance formed from the two crystal electrodes and stray package capacitance.

**CL (Load capacitance):** This is the effective capacitance seen by the crystal at its electrodes. It is external to the crystal. The frequency ppm specified in the crystal data sheet is usually tied to the CL parameter.

Note that most crystal manufacturers specify CL as the effective capacitance seen at the crystal pins, while some crystal manufacturers specify CL as the capacitance on just one of the crystal pins. Check with the crystal manufacturer for how the CL is specified in order to use the correct values in calculations.

From Figure 6-11, CL1 and CL2 are in series; so, to find the equivalent total capacitance seen by the crystal, the capacitance series formula has to be applied which simply evaluates to [CL1]/2 if CL1 = CL2.

It is recommended that a stray PCB capacitance be added to this value. 3 pF to 5 pF are reasonable estimates, but the actual value will depend on the PCB in question.

(1)



Note that the load capacitance is a requirement of both the electrical oscillator and crystal. The value chosen has to satisfy both the electrical oscillator and the crystal.

The effect of CL on the crystal is frequency-pulling. If the effective load capacitance is lower than the target, the crystal frequency will increase and vice versa. However, the effect of frequency-pulling is usually very minimal and typically results in less than 10-ppm variation from the nominal frequency.

### 6.14.3.4.2.3 GPIO Modes of Operation

Refer to the External Oscillator (XTAL) section of the .

### 6.14.3.4.3 Functional Operation

### 6.14.3.4.3.1 ESR – Effective Series Resistance

Effective Series Resistance is the resistive load the crystal presents to the electrical oscillator at resonance. The higher the ESR, the lower the Q, and less likely the crystal will start up or maintain oscillation. The relationship between ESR and the crystal components is indicated below.

$$ESR = Rm * \left(1 + \frac{C0}{CL}\right)^2$$

Note that ESR is not the same as motional resistance of the crystal, but can be approximated as such if the effective load capacitance is much greater than the shunt capacitance.

### 6.14.3.4.3.2 Rneg – Negative Resistance

Negative resistance is the impedance presented by the electrical oscillator to the crystal. It is the amount of energy the electrical oscillator must supply to the crystal to overcome the losses incurred during oscillation. Rneg depicts a circuit that provides rather than consume energy and can also be viewed as the overall gain of the circuit.

The generally accepted practice is to have Rneg > 3x ESR to 5x ESR to ensure the crystal starts up under all conditions. Note that it takes slightly more energy to start up the crystal than it does to sustain oscillation; therefore, if it can be ensured that the negative resistance requirement is met at start-up, then oscillation sustenance will not be an issue.

Figure 6-13 and Figure 6-14 show the variation between negative resistance and the crystal components for this device. As can be seen from the graphs, the crystal shunt capacitance (C0) and effective load capacitance (CL) greatly influence the negative resistance of the electrical oscillator. Note that these are typical graphs; so, refer to Table 6-5 for minimum and maximum values for design considerations.

### 6.14.3.4.3.3 Start-up Time

Start-up time is an important consideration when selecting the components of the crystal circuit. As mentioned in the Rneg - Negative Resistance section, for reliable start-up across all conditions, it is recommended that the Rneg > 3x ESR to 5x ESR of the crystal.

Crystal ESR and the dampening resistor (Rd) greatly affect the start-up time. The higher the two values, the longer the crystal takes to start up. Longer start-up times are usually a sign that the crystal and components are not a correct match.

Refer to the *Crystal Oscillator Specifications* section for the typical start-up times. Note that the numbers specified here are typical numbers provided for guidance only. Actual start-up time depends heavily on the crystal in question and the external components.

### 6.14.3.4.3.4 DL – Drive Level

Drive level refers to how much power is provided by the electrical oscillator and dissipated by the crystal. The maximum drive level specified in the crystal manufacturer's data sheet is usually the maximum the crystal can dissipate without damage or significant reduction in operating life. On the other hand, the drive level specified

Copyright © 2024 Texas Instruments Incorporated



by the electrical oscillator is the maximum power it can provide. The actual power provided by the electrical oscillator is not necessarily the maximum power and depends on the crystal and board components.

For cases where the actual drive level from the electrical oscillator exceeds the maximum drive level specification of the crystal, a dampening resistor (Rd) should be installed to limit the current and reduce the power dissipated by the crystal. Note that Rd reduces the circuit gain; and therefore, the actual value to use should be evaluated to make sure all other conditions for start-up and sustained oscillation are met.

### 6.14.3.4.4 How to Choose a Crystal

Using Crystal Oscillator Specifications as a reference:

- 1. Pick a crystal frequency (for example, 20 MHz).
- 2. Check that the ESR of the crystal <=50  $\Omega$  per specifications for 20 MHz.
- 3. Check that the load capacitance requirement of the crystal manufacturer is within 6 pF and 12 pF per specifications for 20 MHz.
  - As mentioned, CL1 and CL2 are in series; so, provided CL1 = CL2, effective load capacitance CL = [CL1]/2.
  - Adding board parasitics to this results in CL = [CL1]/2 + Cstray
- 4. Check that the maximum drive level of the crystal >= 1 mW. If this requirement is not met, a dampening resistor Rd can be used. Refer to DL Drive Level on other points to consider when using Rd.

### 6.14.3.4.5 Testing

It is recommended that the user have the crystal manufacturer completely characterize the crystal with their board to ensure the crystal always starts up and maintains oscillation.

Below is a brief overview of some measurements that can be performed:

Due to how sensitive the crystal circuit is to capacitance, it is recommended that scope probes not be connected to X1 and X2. If scope probes must be used to monitor X1/X2, an active probe with less than 1-pF input capacitance should be used.

### **Frequency**

- 1. Bring out the XTAL on XCLKOUT.
- 2. Measure this frequency as the crystal frequency.

### Negative Resistance

- 1. Bring out the XTAL on XCLKOUT.
- 2. Place a potentiometer in series with the crystal between the load capacitors.
- 3. Increase the resistance of the potentiometer until the clock on XCLKOUT stops.
- 4. This resistance plus the crystal's actual ESR is the negative resistance of the electrical oscillator.

### Start-Up Time

- 1. Turn off the XTAL.
- 2. Bring out the XTAL on XCLKOUT.
- 3. Turn on the XTAL and measure how long it takes the clock on XCLKOUT to stay within 45% and 55% duty cycle.

### 6.14.3.4.6 Common Problems and Debug Tips

### **Crystal Fails to Start Up**

• Go through the *How to Choose a Crystal* section and make sure there are no violations.

### Crystal Takes a Long Time to Start Up

- If a dampening resistor Rd is installed, it is too high.
- If no dampening resistor is installed, either the crystal ESR is too high or the overall circuit gain is too low due to high load capacitance.



# 6.14.3.4.7 Crystal Oscillator Specifications

#### 6.14.3.4.7.1 Crystal Oscillator Electrical Characteristics

#### over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Start-up	f = 10 MHz	ESR MAX = 110 Ω CL1 = CL2 = 24 pF C0 = 7 pF		4		ms
time <sup>(1)</sup>	f = 20 MHz	ESR MAX = 50 Ω CL1 = CL2 = 24 pF C0 = 7 pF		2		ms
Crystal drive	level (DL)				1	mW

(1) Start-up time is dependent on the crystal and tank circuit components. TI recommends that the crystal vendor characterize the application with the chosen crystal.

#### 6.14.3.4.7.2 Crystal Equivalent Series Resistance (ESR) Requirements

For the Crystal Equivalent Series Resistance (ESR) Requirements table:

- 1. Crystal shunt capacitance (C0) should be less than or equal to 7 pF.
- 2. ESR = Negative Resistance/3

### Table 6-5. Crystal Equivalent Series Resistance (ESR) Requirements

CRYSTAL FREQUENCY (MHz)	MAXIMUM ESR (Ω) (CL1 = CL2 = 12 pF)	MAXIMUM ESR (Ω) (CL1 = CL2 = 24 pF)		
10	55	110		
12	50	95		
14	50	90		
16	45	75		
18	45	65		
20	45	50		

## Negative Resistance vs. 10MHz Crystal



Figure 6-13. Negative Resistance Variation at 10 MHz



### Negative Resistance vs. 20MHz Crystal



Figure 6-14. Negative Resistance Variation at 20 MHz

# 6.14.3.4.7.3 Crystal Oscillator Parameters

		MIN	MAX	UNIT
CL1, CL2	Load capacitance	12	24	pF
C0	Crystal shunt capacitance		7	pF

# 6.14.3.4.7.4 Crystal Oscillator Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Start-up time <sup>(1)</sup>	f = 10 MHz	ESR MAX = 110 Ω CL1 = CL2 = 24 pF C0 = 7 pF		4		ms
	f = 20 MHz	ESR MAX = 50 Ω CL1 = CL2 = 24 pF C0 = 7 pF		2		ms
Crystal drive level (DL)					1	mW

(1) Start-up time is dependent on the crystal and tank circuit components. TI recommends that the crystal vendor characterize the application with the chosen crystal.



### 6.14.3.5 Internal Oscillators

To reduce production board costs and application development time, all devices contain two independent internal oscillators, referred to as INTOSC1 and INTOSC2. By default, INTOSC2 is set as the source for the system reference clock (OSCCLK) and INTOSC1 is set as the backup clock source.

### 6.14.3.5.1 INTOSC Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	PACKAGE SUFFIX	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f <sub>INTOSC</sub>	Frequency, INTOSC1 and INTOSC2 <sup>(1)</sup>	All	-40°C to 125°C	9.7 (–3%)	10	10.3 (3.0%)	MHz
f <sub>INTOSC-</sub> STABILITY	Frequency stability at room temperature	All	30°C, Nominal VDD		±0.1		%
t <sub>INT0SC-ST</sub>	Start-up and settling time	All				20	μs

(1) INTOSC frequency may shift due to the thermal and mechanical stress of solder reflow. A post-reflow bake can restore the unit to its original data sheet performance.



### 6.14.4 Flash Parameters

The on-chip flash memory is tightly integrated to the CPU, allowing code execution directly from flash through 256-bit-wide prefetch reads, a pipeline buffer and code block cache. Flash performance for sequential code is equal to execution from RAM. Factoring in discontinuities, most applications will run with an efficiency of approximately 80% relative to code executing from RAM.

This device also has an One-Time-Programmable (OTP) sector used for the dual code security module (DCSM), which cannot be erased after it is programmed.

Table 6-6 lists the minimum required wait states for C29 flash and Table 6-7 for HSM flash at different frequencies. The *Flash Parameters* table lists the flash parameters.

Table 6-6. Mi	inimum Required	C29 Flash Wait	t States with Dif	fferent Clock Free	quencies
					1

CPUCLK (MHz)	Wait States (FRDCNTL[RWAIT] <sup>(1)</sup> )
150 < CPUCLK ≤ 200	3
100 < CPUCLK ≤ 150	2
0 < CPUCLK ≤ 100	1

# (1) Minimum required FRDCNTL[RWAIT] is 1, RWAIT=0 is not supported.

#### Table 6-7. Minimum Required HSM Flash Wait States with Different Clock Frequencies

HSMCLK (MHz)	Wait States (FRDCNTL[RWAIT]) <sup>(1)</sup>
80 < HSMCLK ≤ 100	2
0 < HSMCLK ≤ 80	1

(1) Minimum required FRDCNTL[RWAIT] is 1, RWAIT=0 is not supported.



F29H859TU-Q1, F29H850TU SPRSP93 – NOVEMBER 2024

#### 6.14.4.1 Flash Parameters

PARAMETER		MIN	TYP	MAX	UNIT
	128 data bits + 16 ECC bits		TBD	TBD	μs
	2KB (Sector)		TBD	TBD	ms
	2KB (Sector)		TBD	TBD	ms
EraseTime <sup>(2) (3)</sup> at < 25 cycles	64KB		TBD	TBD	ms
	128KB		TBD	TBD	ms
	256KB		TBD	TBD	ms
	512KB		TBD	TBD	ms
	2KB (Sector)		TBD	TBD	ms
	64KB		TBD	TBD	ms
EraseTime <sup>(2) (3)</sup> at 1000 cycles	128KB		TBD	TBD	ms
	256KB		TBD	TBD	ms
	512KB		TBD	TBD	ms
	2KB (Sector)		TBD	TBD	ms
	64KB		TBD	TBD	ms
EraseTime <sup>(2) (3)</sup> at 2000 cycles	128KB		TBD	TBD	ms
	256KB		TBD	TBD	ms
	512KB		TBD	TBD	ms
	2KB (Sector)		TBD	TBD	ms
	64KB		TBD	TBD	ms
EraseTime <sup>(2) (3)</sup> at 20K cycles	128KB		TBD	TBD	ms
	256KB		TBD	TBD	ms
	512KB		TBD	TBD	ms
N <sub>wec</sub> Write/Erase Cycles per sector				20000	cycles
$N_{\text{wec}}$ Write/Erase Cycles for entire Flash (combined all sectors)				100000	cycles
$t_{retention}$ Data retention duration at $T_J = 85^{\circ}C$		20			years
F <sub>clk</sub>				50	MHz

(1) Program time is at the maximum device frequency. Program time includes overhead of the flash state machine but does not include the time to transfer the following into RAM:

• Code that uses flash API to program the flash

Flash API itself

• Flash data to be programmed

In other words, the time indicated in this table is applicable after all the required code/data is available in the device RAM, ready for programming. The transfer time will significantly vary depending on the speed of the JTAG debug probe used.

Program time calculation is based on programming 144 bits at a time at the specified operating frequency. Program time includes Program verify by the CPU. The program time does not degrade with write/erase (W/E) cycling, but the erase time does. Erase time includes Erase verify by the CPU and does not involve any data transfer.

(2) Erase time includes Erase verify by the CPU.

(3) The on-chip flash memory is in an erased state when the device is shipped from TI. As such, erasing the flash memory is not required prior to programming, when programming the device for the first time. However, the erase operation is needed on all subsequent programming operations.



# 6.14.5 Memory Subsystem (MEMSS)

### 6.14.5.1 Introduction

The MEMSS, or Memory Subsystem, covers the memory architecture used on the C29x platform. Each CPU has a 128-bit program bus, two 64-bit read buses, and a 64-bit write bus. RAM test and memory initialization can only be done from CPU1. Disable the dataline buffer using the enable bit in the MEM\_DLB\_CONFIG register before initializing memory or running the test mode to invalidate the last buffered data.

### Table 6-8. Naming Conventions

Name	Read Word Access	Zero Wait State Optimization
LPAx RAM	128-bit word	Program Access for CPU1 and CPU2
LDAx RAM	64-bit word	Data Access for CPU1 and CPU2
CPAx RAM	128-bit word	Program Access for CPU1 and CPU3
CDAx RAM	64-bit word	Data Access for CPU1 and CPU3

## 6.14.5.2 Features

The MEMSS implements the following features for memory:

- RAM:
  - RTDMA throughput optimization with local lookahead address generation
  - Common dataline buffer for each CPU (2x64-bit words)
  - Common program bridge for each CPU
  - ECC support with 32-bit granularity
  - Read-modify-write for write access smaller than ECC granularity
  - Posted write to minimize stalls on read-modify-write operation
  - Test mode to read/write ECC bits and error injection
- ROM:
  - ECC support with 64-bit granularity to reduce ECC bits overhead
  - One wait state program and data access
  - Prefetch with 256-bit wide memory
  - Dedicated local line buffer of 256 bits
  - ROM patching for boot code
  - Test mode to read ECC bits
- To reduce ECC bit overhead, there are no separate address ECC bits; ECC is generated by combining data and address



### 6.14.5.3 RAM Specifications

#### MEMORY RAM INTERLEAVED CPU3 HSM RTDMA1 RTDMA2 CPU1 CPU2 SECTION WORD 0WS program 0WS program LPAx RAM 3WS data 1WS 1WS 128 Yes N/A 1WS data 1WS data 1WS program 1WS program LDAx RAM 64 Yes 3WS data 2WS 1WS 1WS 0WS data 0WS data 1WS program 1WS program M0 RAM 64 Yes 3WS data N/A 1WS 1WS 0WS data 0WS data 0WS program 0WS program 3WS data CPAx RAM N/A 1WS 1WS 128 Yes 1WS data 1WS data 1WS program 1WS program 3WS data 1WS CDAx RAM 64 Yes N/A 1WS 0WS data 0WS data 1WS program CPU1 ROM 256 N/A N/A N/A N/A N/A Yes 1WS data 1WS program CPU2 ROM 256 Yes N/A N/A N/A N/A N/A 1WS data 1WS program CPU3 ROM 256 Yes N/A N/A N/A N/A N/A 1WS data

Table 6-9. RAM Parameters

# Table 6-10. RAM Initialization Timings

RAM TYPE	SIZE	MEMORY WIDTH (BITS)	INITIALIZATION TIME (CYCLES)
LDAx RAM	16KB	64 bits	2048
CDAx RAM	16KB	64 bits	2048
LPAx RAM	32KB	128 bits	2048
CPAx RAM	32KB	128 bits	2048

#### Note

The reason the timings are the same in Table 6-10 is because for 128-bit wide memory 16 bytes are initialized every cycle, whereas for 64-bit wide memory 8 bytes are initialized every cycle.



# 6.14.6 Debug/JTAG

External debugger connects to the device via the serial Debug Sub System which supports the two modes below:

- 1. 4-wire mode: JTAG Protocol
- 2. 2-wire mode: Serial Wire Debug (SWD) Protocol

The JTAG (IEEE Standard 1149.1-1990 Standard Test Access Port and Boundary Scan Architecture) port has four dedicated pins: TMS, TDI, TDO, and TCK. The cJTAG (IEEE Standard 1149.7-2009 for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture) port is a compact JTAG interface requiring only two pins (TMS and TCK), which allows other device functionality to be muxed to the traditional GPIO222 (TDI) and GPIO223 (TDO) pins.

Typically, no buffers are needed on the JTAG signals when the distance between the MCU target and the JTAG header is smaller than 6 inches (15.24 cm), and no other devices are present on the JTAG chain. Otherwise, each signal should be buffered. Additionally, for most JTAG debug probe operations at 10 MHz, no series resistors are needed on the JTAG signals. However, if high emulation speeds are expected (35 MHz or so), 22- $\Omega$  resistors should be placed in series on each JTAG signal.

The PD (Power Detect) pin of the JTAG debug probe header should be connected to the board's 3.3-V supply. Header GND pins should be connected to board ground. TDIS (Cable Disconnect Sense) should also be connected to board ground. The JTAG clock should be looped from the header TCK output pin back to the RTCK input pin of the header (to sense clock continuity by the JTAG debug probe). This MCU does not support the EMU0 and EMU1 signals that are present on 14-pin and 20-pin emulation headers. These signals should always be pulled up at the emulation header through a pair of board pullup resistors ranging from 2.2 k $\Omega$  to 4.7 k $\Omega$  (depending on the drive strength of the debugger ports). Typically, a 2.2-k $\Omega$  value is used.

Header pin RESET is an open-drain output from the JTAG debug probe header that enables board components to be reset through JTAG debug probe commands (available only through the 20-pin header). Figure 6-15 shows how the 14-pin JTAG header connects to the MCU's JTAG port signals. Figure 6-16 shows how to connect to the 20-pin JTAG header. The 20-pin JTAG header pins EMU2, EMU3, and EMU4 are not used and should be grounded.

For more information about hardware breakpoints and watchpoints, see Hardware Breakpoints and Watchpoints in CCS for C2000 devices.

For more information about JTAG emulation, see the XDS Target Connection Guide.

### Note

JTAG Test Data Input (TDI) is the default mux selection for the pin. The internal pullup is disabled by default. If this pin is used as JTAG TDI, the internal pullup should be enabled or an external pullup added on the board to avoid a floating input. In the cJTAG option, this pin can be used as GPIO.

JTAG Test Data Output (TDO) is the default mux selection for the pin. The internal pullup is disabled by default. The TDO function will be in a tri-state condition when there is no JTAG activity, leaving this pin floating. The internal pullup should be enabled or an external pullup added on the board to avoid a floating GPIO input. In the 2-wire option, this pin can be used as GPIO.





A. TDI and TDO connections are not required for cJTAG option and these pins can be used as GPIOs instead.

## Figure 6-15. Connecting to the 14-Pin JTAG Header



A. TDI and TDO connections are not required for cJTAG option and these pins can be used as GPIOs instead.

Figure 6-16. Connecting to the 20-Pin JTAG Header



### 6.14.6.1 JTAG Electrical Data and Timing 6.14.6.1.1 DEBUGSS Timing Requirements

	······································						
NO.			MIN MAX	UNIT			
1	t <sub>c(TCK)</sub>	Cycle time, TCK	28.5	ns			
1a	t <sub>w(TCKH)</sub>	Pulse duration, TCK high (40% of $t_c$ )	11	ns			
1b	t <sub>w(TCKL)</sub>	Pulse duration, TCK low (40% of $t_c$ )	11	ns			
3	t <sub>su(TDI-TCKH)</sub>	Input setup time, TDI valid to TCK high	-1.5	ns			
3	t <sub>su(TMS-TCKH)</sub>	Input setup time, TMS valid to TCK high	-1.4	ns			
4	t <sub>h(TCKH-TDI)</sub>	Input hold time, TDI valid from TCK high	7	ns			
4	t <sub>h(TCKH-TMS)</sub>	Input hold time, TMS valid from TCK high	7	ns			
5	t <sub>su(TMS-TCKH)</sub>	Input setup time, TMS valid to TCK high	-1.4	ns			
5	t <sub>su(TMS-TCKL)</sub>	Input setup time, TMS valid to TCK low	-1.4	ns			
6	t <sub>h(TCKH-TMS)</sub>	Input hold time, TMS valid from TCK high	7	ns			
6	t <sub>h(TCKL-TMS)</sub>	Input hold time, TMS valid from TCK low	7	ns			

### 6.14.6.1.2 DEBUGSS Switching Characteristics

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER		MIN MAX	UNIT
2	t <sub>d(TCKL-TDO)</sub>	Delay time, TCK low to TDO valid	15.7	ns
2	t <sub>d(TCKL-TMS)</sub>	Delay time, TCK low to TMS valid	15	ns
7	t <sub>d(TCKL-TMS)</sub>	Delay time, TCK high to TMS disable	15	ns

# 6.14.6.1.3 JTAG Timing Diagram



Figure 6-17. JTAG Timing

### 6.14.6.1.4 SWD Timing Diagram



Figure 6-18. SWD Timing


# 6.14.7 GPIO Electrical Data and Timing

The peripheral signals are multiplexed with general-purpose input/output (GPIO) signals. On reset, GPIO pins are configured as inputs. For specific inputs, the user can also select the number of input qualification cycles to filter unwanted noise glitches.

Many GPIOs have mux options for Output X-BAR which allows an assortment of internal signals to be routed to a GPIO. All of the GPIOs are connected to each Input X-BAR which can route the GPIO's high or low state to different IP blocks, such as the ADCs, eCAPs, ePWMs, and external interrupts.For more details, see the X-BAR chapter in the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual*.

#### 6.14.7.1 GPIO – Output Timing

#### 6.14.7.1.1 General-Purpose Output Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT	
t <sub>r(GPO)</sub>	Rise time, GPIO switching low to high		8 <sup>(1)</sup>	ns	
t <sub>f(GPO)</sub>	Fall time, GPIO switching high to low	All GPIOs		8 <sup>(1)</sup>	ns
t <sub>fGPO</sub>	Toggling frequency, GPIO pins			50	MHz

(1) Rise time and fall time vary with load. These values assume a 40-pF load.

#### 6.14.7.1.2 General-Purpose Output Timing Diagram

GPIO



Figure 6-19. General-Purpose Output Timing



# 6.14.7.2 GPIO – Input Timing

#### 6.14.7.2.1 General-Purpose Input Timing Requirements

			MIN	MAX	UNIT
t	Sampling pariod	QUALPRD = 0	1t <sub>c(SYSCLK)</sub>		cycles
<sup>t</sup> w(SP)		QUALPRD ≠ 0	2t <sub>c(SYSCLK)</sub> * QUALPRD		cycles
t <sub>w(IQSW)</sub>	Input qualifier sampling window		t <sub>w(SP)</sub> * (n <sup>(1)</sup> – 1)		cycles
t <sub>w(GPI)</sub> <sup>(2)</sup>	Pulse duration GPIO low/high	Synchronous mode	$2t_{c(SYSCLK)}$		cycles
		With input qualifier	$t_{w(IQSW)} + t_{w(SP)} + 1t_{c(SYSCLK)}$		cycles

(1) "n" represents the number of qualification samples as defined by GPxQSELn register.

(2) For t<sub>w(GPI)</sub>, pulse width is measured from V<sub>IL</sub> to V<sub>IL</sub> for an active low signal and V<sub>IH</sub> to V<sub>IH</sub> for an active high signal.

#### 6.14.7.2.2 Sampling Mode



A. This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLK cycle. For any other value "n", the qualification sampling period in 2n SYSCLK cycles (that is, at every 2n SYSCLK cycles, the GPIO pin will be sampled).

- B. The qualification period selected through the GPxCTRL register applies to groups of eight GPIO pins.
- C. The qualification block can take either three or six samples. The GPxQSELn Register selects which sample mode is used.
- D. In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLK cycles or greater. In other words, the inputs should be stable for (5 × QUALPRD × 2) SYSCLK cycles. This would ensure 5 sampling periods for detection to occur. Because external signals are driven asynchronously, an 13-SYSCLK-wide pulse ensures reliable recognition.

# Figure 6-20. Sampling Mode



# 6.14.7.3 Sampling Window Width for Input Signals

The following section summarizes the sampling window width for input signals for various input qualifier configurations.

Sampling frequency denotes how often a signal is sampled with respect to SYSCLK.

Sampling frequency = SYSCLK/( $2 \times QUALPRD$ ), if QUALPRD  $\neq 0$ 

Sampling frequency = SYSCLK, if QUALPRD = 0

Sampling period = SYSCLK cycle  $\times$  2  $\times$  QUALPRD, if QUALPRD  $\neq$  0

In the previous equations, SYSCLK cycle indicates the time period of SYSCLK.

Sampling period = SYSCLK cycle, if QUALPRD = 0

In a given sampling window, either 3 or 6 samples of the input signal are taken to determine the validity of the signal. This is determined by the value written to GPxQSELn register.

# Case 1:

Qualification using 3 samples

Sampling window width = (SYSCLK cycle × 2 × QUALPRD) × 2, if QUALPRD ≠ 0

Sampling window width = (SYSCLK cycle) × 2, if QUALPRD = 0

# Case 2:

Qualification using 6 samples

Sampling window width = (SYSCLK cycle × 2 × QUALPRD) × 5, if QUALPRD ≠ 0

Sampling window width = (SYSCLK cycle) × 5, if QUALPRD = 0



Figure 6-21. General-Purpose Input Timing



# 6.14.8 Real-Time Direct Memory Access (RTDMA)

# 6.14.8.1 Introduction

The strength of a controller is not measured purely in processor speed, but in total system capabilities. As a part of the equation, any time the CPU bandwidth for a given function can be reduced, the greater the system capabilities. Many times applications spend a significant amount of their bandwidth moving data, whether moving data from off-chip memory to on-chip memory, from a peripheral such as an analog-to-digital converter (ADC) to RAM, or from one peripheral to another. Furthermore, many times this data comes in a format that is not conducive to the optimal processing powers of the CPU. The RTDMA module described in this chapter has the ability to free up CPU bandwidth and rearrange the data into a pattern for more streamlined processing in real time.

The RTDMA module is an event-based machine, meaning the RTDMA module requires a peripheral, channel, or software trigger to start a RTDMA transfer. The RTDMA module can be made into a periodic time-driven machine by configuring a timer as the RTDMA trigger source as well as utilizing the channels within the module itself to start memory transfers periodically. The RTDMA module has ten independent RTDMA channels that can be configured separately, and each channel contains their own independent Interrupt Controller interrupt to let the CPU know when a RTDMA transfer has either started or completed. All ten channels can be configured at one of four priority levels with one selected channel at a higher priority than the others. At the heart of the RTDMA is a state machine and tightly coupled address control logic. This address control logic allows for rearrangement of the block of data during the transfer as well as the process of ping-ponging data between buffers. Each of these features is discussed in detail in this chapter.

# 6.14.8.1.1 Features

RTDMA features include:

- 10 RTDMA channels with software configurable priority levels and independent Interrupt Controller interrupts
- Up to 256 hardware trigger sources to initiate RTDMA transfers
- · Internal trigger generation for data transfers and trigger sources for channels
- Independent Read and Write buses
- Word Size: 8-bit, 16-bit, 32-bit, and 64-bit transfers
- Throughput: 1 cycle/word after the initial read-write access with 0 cycle read/write stall
- · FIFO implemented within hardware to optimize data transfers
- Linear and circular addressing modes
- Support for multiple data transformation functions as data is transferred from source to destination
   Ability to reverse words, half words, etc.
- Burst Mode Support (for transfers with EMIF)
- Access protection through the Memory Protection Unit (MPU)



# 6.14.8.1.2 Block Diagram

Figure 6-22 shows the block diagram of the RTDMA.







# 6.14.9 Low-Power Modes

This device has IDLE and STANDBY as clock-gating low-power modes. Wake-up from STANDVY low-power mode can also be triggered by CMPSS trip outputs.

# 6.14.9.1 Clock-Gating Low-Power Modes

### Table 6-11. Clock-Gating Low-Power Modes

	CP	PU1	CPU2		CPU3		
MODULES/CLOCK DOMAIN	IDLE	STANDBY	IDLE	STANDBY	IDLE	STANDBY	
CPU1.CLOCK	Active	Gated	N/A	N/A	N/A	N/A	
CPU2.CLOCK	N/A	N/A	Active	Gated	N/A	N/A	
CPU3.CLOCK	N/A	N/A	N/A	N/A	Active	Gated	
Clock to modules Connected to PERx.SYSCLK	Active	Controlled by PERxSYSCON FIG	Active	Controlled by PERxSYSCON FIG	Active	Controlled by PERxSYSCON FIG	
WD1CLK	Active	Active	Active	Active	Active	Active	
WD2CLK	Active	Active	Active	Active	Active	Active	
WD3CLK	Active	Active	Active	Active	Active	Active	
HSM.SYSCLK	Active	Active	Active	Active	Active	Active	
M0 RAM Clock	Active	Active	Active	Active	Active	Active	
Ecat_PHYCLK, Ecat_CLK25, Ecat_CLK100, MCANxBITCLK	Active	Active	Active	Active	Active	Active	

#### 6.14.9.2 Low-Power Mode Wake-up Timing

For an explanation of the input qualifier parameters, see the General-Purpose Input Timing Requirements table.

### 6.14.9.2.1 IDLE Mode Timing Requirements

			MIN MA	١X	UNIT
+	Pulse duration, external wake up signal	Without input qualifier	2t <sub>c(SYSCLK)</sub>		cycles
t <sub>w(WAKE)</sub>	Tuise duration, external wake-up signal	With input qualifier	$2t_{c(SYSCLK)} + t_{w(IQSW)}$		Cycles

#### 6.14.9.2.2 IDLE Mode Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER			MIN	MAX	UNIT
	Delay time, external wake signal to program execution resume <sup>(1)</sup>	From Flash (active state)	Without input qualifier		40t <sub>c(SYSCLK)</sub>	cycles
			With input qualifier		$40t_{c(SYSCLK)} + t_{w(WAKE)}$	cycles
		From Flash (sleep state)	Without input qualifier		6700t <sub>c(SYSCLK)</sub> <sup>(2)</sup>	cycles
t <sub>d(WAKE-IDLE)</sub>			With input qualifier		$6700t_{c(SYSCLK)}$ (2) + $t_{w(WAKE)}$	cycles
		From PAM	Without input qualifier		25t <sub>c(SYSCLK)</sub>	cycles
			With input qualifier		$25t_{c(SYSCLK)} + t_{w(WAKE)}$	cycles

(1) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. Execution of an ISR (triggered by the wake-up signal) involves additional latency.

(2) This value is based on the flash power-up time, which is a function of the SYSCLK frequency, flash wait states (RWAIT), and FPAC1[PSLEEP].

#### 6.14.9.2.3 IDLE Entry and Exit Timing Diagram



A. WAKE can be any enabled interrupt, WDINT or XRSn. After the IDLE instruction is executed, a delay of five OSCCLK cycles (minimum) is needed before the wake-up signal could be asserted.

# Figure 6-23. IDLE Entry and Exit Timing Diagram



#### 6.14.9.2.4 STANDBY Mode Timing Requirements

			MIN MA	X	UNIT
	Pulse duration external	QUALSTDBY = $0 \mid 2t_{c(OSCCLK)}$	Зt <sub>c(OSCCLK)</sub>		
t <sub>w(WAKE-INT)</sub>	wake-up signal	QUALSTDBY > 0   (2 + QUALSTDBY) $t_{c(OSCCLK)}$ <sup>(1)</sup>	(2 + QUALSTDBY) * $t_{c(OSCCLK)}$		cycles

(1) QUALSTDBY is a 6-bit field in the LPMCR register.

#### 6.14.9.2.5 STANDBY Mode Switching Characteristics

#### over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>d(IDLE-XCOS)</sub>	Delay time, IDLE instruction executed to XCLKOUT stop			16t <sub>c(INTOSC1)</sub>	cycles
t <sub>d(WAKE-STBY)</sub>	V (( a	Wakeup from flash (Flash module in active state)		$175t_{c(SYSCLK)} + t_{w(WAKE-INT)}$	cycles
t <sub>d(WAKE-STBY)</sub>	Delay time, external wake signal to program execution resume <sup>(1)</sup>	Wakeup from flash (Flash module in sleep state)		$6700t_{c(SYSCLK)}$ <sup>(2)</sup> + $t_{w(WAKE-INT)}$	cycles
t <sub>d(WAKE-STBY)</sub>		Wakeup from RAM	3	$t_{c(OSC)}$ + 15 $t_{c(SYSCLK)}$ + $t_{w(WAKE-INT)}$	cycles

(1) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. Execution of an ISR (triggered by the wake-up signal) involves additional latency.

(2) This value is based on the flash power-up time, which is a function of the SYSCLK frequency, flash wait states (RWAIT), and FPAC1[PSLEEP].

#### 6.14.9.2.6 STANDBY Entry and Exit Timing Diagram



- A. IDLE instruction is executed to put the device into STANDBY mode.
- B. The LPM block responds to the STANDBY signal, SYSCLK is held for a maximum 16 INTOSC1 clock cycles before being turned off. This delay enables the CPU pipeline and any other pending operations to flush properly.
- C. Clock to the peripherals are turned off. However, the PLL and watchdog are not shut down. The device is now in STANDBY mode. After the IDLE instruction is executed, a delay of five OSCCLK cycles (minimum) is needed before the wake-up signal could be asserted.
- D. The external wake-up signal is driven active.
- E. The wake-up signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement. Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wake-up behavior of the device will not be deterministic and the device may not exit low-power mode for subsequent wake-up pulses.
- F. After a latency period, the STANDBY mode is exited.
- G. Normal execution resumes. The device will respond to the interrupt (if enabled).

# Figure 6-24. STANDBY Entry and Exit Timing Diagram



# 6.14.10 External Memory Interface (EMIF)

The EMIF provides a means of connecting the CPU to various external storage devices like asynchronous memories (SRAM, NOR flash) or synchronous memory (SDRAM).

#### 6.14.10.1 Asynchronous Memory Support

The EMIF supports asynchronous memories:

- SRAMs
- NOR Flash memories

There is an external wait input that allows slower asynchronous memories to extend the memory access. The EMIF module supports up to three chip selects ( EMIF\_CS[4:2]). Each chip select has the following individually programmable attributes:

- Data bus width
- Read cycle timings: setup, hold, strobe
- Write cycle timings: setup, hold, strobe
- Bus turnaround time
- Extended wait option with programmable time-out
- Select strobe option

# 6.14.10.2 Synchronous DRAM Support

The EMIF memory controller is compliant with the JESD21-C SDR SDRAMs that use a 32-bit or 16-bit data bus. The EMIF has a single SDRAM chip select ( $\overline{EMIF}_{CS[0]}$ ).

The address space of the EMIF, for the synchronous memory (SDRAM), lies beyond the 22-bit range of the program address bus and can only be accessed through the data bus, which places a restriction on the C compiler being able to work effectively on data in this space. Therefore, when using SDRAM, the user is advised to copy data (using the DMA) from external memory to RAM before working on it. See the examples in C2000Ware for C2000 MCUs and the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual*.

SDRAM configurations supported are:

- One-bank, two-bank, and four-bank SDRAM devices
- Devices with 8-, 9-, 10-, and 11-column addresses
- · CAS latency of two or three clock cycles
- 16-bit/32-bit data bus width
- 3.3-V LVCMOS interface

Additionally, the EMIF supports placing the SDRAM in self-refresh and power-down modes. Self-refresh mode allows the SDRAM to be put in a low-power state while still retaining memory contents because the SDRAM will continue to refresh itself even without clocks from the microcontroller. Power-down mode achieves even lower power, except the microcontroller must periodically wake up and issue refreshes if data retention is required. The EMIF module does not support mobile SDRAM devices.

On this device, the EMIF does not support burst access for SDRAM configurations. This means every access to an external SDRAM device will have CAS latency.



# 6.14.10.3 EMIF Electrical Data and Timing

# 6.14.10.3.1 EMIF Synchronous Memory Timing Requirements

NO.			MIN	MAX	UNIT
19	t <sub>su(EMIFDV-EM_CLKH)</sub>	Input setup time, read data valid on EMxD[y:0] before EMxCLK rising	2		ns
20	t <sub>h(CLKH-DIV)</sub>	Input hold time, read data valid on EMxD[y:0] after EMxCLK rising	1.5		ns

#### 6.14.10.3.2 EMIF Synchronous Memory Switching Characteristics

over recommended operating conditions (unless otherwise noted)

NO.		PARAMETER	MIN	MAX	UNIT
1	t <sub>c(CLK)</sub>	Cycle time, EMIF clock EMxCLK	10		ns
1	t <sub>c(CLK)</sub>	Cycle time, EMIF clock EMxCLK (With 210MHz Timing Closure)	9.52		ns
2	t <sub>w(CLK)</sub>	Pulse width, EMIF clock EMxCLK high or low	3		ns
3	t <sub>d(CLKH-CSV)</sub>	Delay time, EMxCLK rising to EMxCS[y:2] valid		8	ns
4	t <sub>oh(CLKH-CSIV)</sub>	Output hold time, EMxCLK rising to EMxCS[y:2] invalid	1		ns
5	t <sub>d(CLKH-DQMV)</sub>	Delay time, EMxCLK rising to EMxDQM[y:0] valid		8	ns
6	t <sub>oh(CLKH-DQMIV)</sub>	Output hold time, EMxCLK rising to EMxDQM[y:0] invalid	1		ns
7	t <sub>d(CLKH-AV)</sub>	Delay time, EMxCLK rising to EMxA[y:0] and EMxBA[y:0] valid		8	ns
8	t <sub>oh(CLKH-AIV)</sub>	Output hold time, EMxCLK rising to EMxA[y:0] and EMxBA[y:0] invalid	1		ns
9	t <sub>d(CLKH-DV)</sub>	Delay time, EMxCLK rising to EMxD[y:0] valid		8	ns
10	t <sub>oh(CLKH-DIV)</sub>	Output hold time, EMxCLK rising to EMxD[y:0] invalid	1		ns
11	t <sub>d(CLKH-RASV)</sub>	Delay time, EMxCLK rising to EMxRAS valid		8	ns
12	t <sub>oh(CLKH-RASIV)</sub>	Output hold time, EMxCLK rising to EMxRAS invalid	1		ns
13	t <sub>d(CLKH-CASV)</sub>	Delay time, EMxCLK rising to EMxCAS valid		8	ns
14	t <sub>oh(CLKH-CASIV)</sub>	Output hold time, EMxCLK rising to EMxCAS invalid	1		ns
15	t <sub>d(CLKH-WEV)</sub>	Delay time, EMxCLK rising to EMxWE valid		8	ns
16	t <sub>oh(CLKH-WEIV)</sub>	Output hold time, EMxCLK rising to EMxWE invalid	1		ns
17	t <sub>d(CLKH-DHZ)</sub>	Delay time, EMxCLK rising to EMxD[y:0] tri-stated		8	ns
18	t <sub>oh(CLKH-DLZ)</sub>	Output hold time, EMxCLK rising to EMxD[y:0] driving	1		ns



#### 6.14.10.3.3 EMIF Synchronous Memory Timing Diagrams











Figure 6-26. Basic SDRAM Write Operation

Copyright © 2024 Texas Instruments Incorporated



# 6.14.10.3.4 EMIF Asynchronous Memory Timing Requirements

NO.			MIN MAX	UNIT
Reads a	nd Writes			
	E	EMIF clock period	t <sub>c(SYSCLK)</sub>	ns
2	t <sub>w(EM_WAIT)</sub>	Pulse duration, EMxWAIT assertion and deassertion	2E <sup>(1)</sup>	ns
Reads				
12	t <sub>su(EMDV-EMOEH)</sub>	Setup time, EMxD[y:0] valid before EMxOE high	15	ns
13	t <sub>h(EMOEH-EMDIV)</sub>	Hold time, EMxD[y:0] valid after EMxOE high	0	ns
14	t <sub>su(EMOEL-EMWAIT)</sub>	Setup Time, EMxWAIT asserted before end of Strobe Phase <sup>(2)</sup>	4E+20 <sup>(1)</sup>	ns
Writes				
28	t <sub>su(EMWEL-EMWAIT)</sub>	Setup Time, EMxWAIT asserted before end of Strobe Phase <sup>(2)</sup>	4E+20 <sup>(1)</sup>	ns

(1) E = EMxCLK period in ns.

(2) Setup before end of STROBE phase (if no extended wait states are inserted) by which EMxWAIT must be asserted to add extended wait states. The *EMxWAIT Read Timing Requirements* figure and the *EMxWAIT Write Timing Requirements* figure describe EMIF transactions that include extended wait states inserted during the STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.

#### 6.14.10.3.5 EMIF Asynchronous Memory Switching Characteristics

#### over recommended operating conditions (unless otherwise noted)

NO.	PAR	AMETER <sup>(1) (2) (3)</sup>	MIN	MAX	UNIT
1	t <sub>d(TURNAROUND)</sub>	Turn around time TA=0	(TA)*E–3	(TA)*E+2	ns
Reads					
3	t <sub>c(EMRCYCLE)</sub>	EMIF read cycle time (EW = 0)	(RS+RST+RH)*E–3	(RS+RST+RH)*E+2	ns
3	t <sub>c(EMRCYCLE)</sub>	EMIF read cycle time (EW = 1)	(RS+RST+RH+ (EWC*16))*E–3	(RS+RST+RH+ (EWC*16))*E+2	ns
4	t <sub>su(EMCEL-EMOEL)</sub>	Output setup time, EMxCS[y:2] low to EMxOE low (SS = 0) RS=0	(RS)*E–3	(RS)*E+2	ns
4	t <sub>su(EMCEL-EMOEL)</sub>	Output setup time, <u>EMxCS[y:2]</u> low to <u>EMxOE</u> low (SS = 1)	-3	2	ns
5	t <sub>h(EMOEH-EMCEH)</sub>	Output hold time, EMxOE high to EMxCS[y:2] high (SS = 0)	(RH)*E–3	(RH)*E	ns
5	t <sub>h(EMOEH-EMCEH)</sub>	Output hold time, EMxOE high to EMxCS[y:2] high (SS = 1)	-3	0	ns
6	t <sub>su(EMBAV-EMOEL)</sub>	Output setup time, EMxBA[y:0] valid to EMxOE low	(RS)*E–3	(RS)*E+2	ns
7	t <sub>h(EMOEH-EMBAIV)</sub>	Output hold time, EMxOE high to EMxBA[y:0] invalid	(RH)*E–3	(RH)*E	ns
8	t <sub>su(EMAV-EMOEL)</sub>	Output setup time, EMxA[y:0] valid to EMxOE low	(RS)*E–3	(RS)*E+2	ns
9	t <sub>h(EMOEH-EMAIV)</sub>	Output hold time, EMxOE high to EMxA[y:0] invalid	(RH)*E–3	(RH)*E	ns
10	t <sub>w(EMOEL)</sub>	$\overline{\text{EMxOE}}$ active low width (EW = 0)	(RST)*E–1	(RST)*E+1	ns
10	t <sub>w(EMOEL)</sub>	EMxOE active low width (EW = 1)	(RST+(EWC*16))*E-1	(RST+(EWC*16))*E+1	ns
11	t <sub>d(EMWAITH-EMOEH)</sub>	Delay time from EMxWAIT deasserted to EMxOE high	4*E+10	5*E+15	ns
29	t <sub>su(EMDQMV-EMOEL)</sub>	Output setup time, EMxDQM[y:0] valid to EMxOE low	(RS)*E–3	(RS)*E+2	ns
30	t <sub>h(EMOEH-EMDQMIV)</sub>	Output hold time, EMxOE high to EMxDQM[y:0] invalid	(RH)*E–3	(RH)*E	ns

# **ADVANCE INFORMATION**



#### 6.14.10.3.5 EMIF Asynchronous Memory Switching Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER <sup>(1) (2) (3)</sup>		MIN	MAX	UNIT
Writes					
15	t <sub>c(EMWCYCLE)</sub>	EMIF write cycle time (EW = 0)	(WS+WST+WH)*E–3	(WS+WST+WH)*E+2	ns
15	t <sub>c(EMWCYCLE)</sub>	EMIF write cycle time (EW = 1)	(WS+WST+WH+ (EWC*16))*E–3	(WS+WST+WH+ (EWC*16))*E+2	ns
16	t <sub>su(EMCEL-EMWEL)</sub>	Output setup time, $\overline{EMxCS[y:2]}$ low to $\overline{EMxWE}$ low (SS = 0)	(WS)*E–3	(WS)*E+2	ns
16	t <sub>su(EMCEL-EMWEL)</sub>	Output setup time, <u>EMxCS[y:2]</u> low to <u>EMxWE</u> low (SS = 1)	-3	2	ns
17	t <sub>h(EMWEH-EMCEH)</sub>	Output hold time, EMxWE high to EMxCS[y:2] high (SS = 0)	(WH)*E–3	(WH)*E	ns
17	t <sub>h(EMWEH-EMCEH)</sub>	Output hold time, EMxWE high to EMxCS[y:2] high (SS = 1)	-3	0	ns
18	t <sub>su(EMDQMV-EMWEL)</sub>	Output setup time, EMxDQM[y:0] valid to EMxWE low	(WS)*E-3	(WS)*E+2	ns
19	t <sub>h(EMWEH-EMDQMIV)</sub>	Output hold time, EMxWE high to EMxDQM[y:0] invalid	(WH)*E–3	(WH)*E	ns
20	t <sub>su(EMBAV-EMWEL)</sub>	Output setup time, EMxBA[y:0] valid to EMxWE low	(WS)*E–3	(WS)*E+2	ns
21	t <sub>h(EMWEH-EMBAIV)</sub>	Output hold time, EMxWE high to EMxBA[y:0] invalid	(WH)*E–3	(WH)*E	ns
22	t <sub>su(EMAV-EMWEL)</sub>	Output setup time, EMxA[y:0] valid to EMxWE low	(WS)*E–3	(WS)*E+2	ns
23	t <sub>h(EMWEH-EMAIV)</sub>	Output hold time, EMxWE high to EMxA[y:0] invalid	(WH)*E–3	(WH)*E	ns
24	t <sub>w(EMWEL)</sub>	EMxWE active low width (EW = 0)	(WST)*E–1	(WST)*E+1	ns
24	t <sub>w(EMWEL)</sub>	EMxWE active low width (EW = 1)	(WST+(EWC*16))*E-1	(WST+(EWC*16))*E+1	ns
25	t <sub>d(EMWAITH-EMWEH)</sub>	Delay time from EMxWAIT deasserted to EMxWE high	4*E+10	5*E+15	ns
26	t <sub>su(EMDV-EMWEL)</sub>	Output setup time, EMxD[y:0] valid to EMxWE low	(WS)*E–3	(WS)*E+2	ns
27	t <sub>h(EMWEH-EMDIV)</sub>	Output hold time, EMxWE high to EMxD[y:0] invalid	(WH)*E–3	(WH)*E	ns

(1) TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These parameters are programmed through the Asynchronous Bank and Asynchronous Wait Cycle Configuration Registers. These support the following ranges of values: TA[4–1], RS[16–1], RST[64–4], RH[8–1], WS[16–1], WST[64–1], and MEWC[1–256]. See the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual* for more information.

(2) E = EMxCLK period in ns.

(3) EWC = external wait cycles determined by EMxWAIT input signal. EWC supports the following range of values. EWC[256–1]. The maximum wait time before time-out is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register. See the F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual for more information.



#### 6.14.10.3.6 EMIF Asynchronous Memory Timing Diagrams



Figure 6-28. EMxWAIT Read Timing Requirements



Figure 6-30. EMxWAIT Write Timing Requirements

Deasserted

Asserted

EMxWAIT



# 6.15 C29x Analog Peripherals

# 6.15.1 Analog Subsystem

The analog modules on this device include the Analog-to-Digital Converter (ADC), Temperature Sensor, Buffered Digital-to-Analog Converter (DAC), and Comparator Subsystem (CMPSS).

# 6.15.1.1 Features

The analog subsystem has the following features:

- Flexible voltage references:
  - The ADCs are referenced to VREFHIx and VREFLOx pins.
    - VREFHIAB and VREFHICDE pin voltages can be driven in externally or can be generated by an internal bandgap voltage reference.
    - The internal voltage reference range can be selected to be 0 V to 2.5 V for ADC A and ADC B when operated in 16-bit mode, however the internal voltage reference range can be selected to be 0 V to 3.3 V or 0 V to 2.5 V for ADC A and ADC B when operated in 12-bit mode.
    - The internal voltage reference range can be selected to be 0 V to 3.3 V or 0 V to 2.5 V for ADC C, ADC D and ADC E.
  - The buffered DACs are referenced to VREFHIx and VSSA
    - Alternately, these DACs can be referenced to the VDAC pin and VSSA
  - The comparator DACs are referenced to VDDA and VSSA
  - Alternately, these DACs can be referenced to the VDAC pin and VSSA
- Flexible pin usage
  - Buffered DAC outputs, comparator subsystem inputs, and digital inputs (AIOs)/outputs (AGPIOs) are multiplexed with ADC inputs
  - Internal connection to V<sub>REFLO</sub> for offset self-calibration

# 6.15.1.2 Block Diagram

The following analog subsystem block diagrams show the connections between the different integrated analog modules to the device pins. These pins fall into two categories: analog module inputs/outputs and reference pins.

There are two reference pair pins, VREFHIAB /VREFLOAB and VREFHICDE/VREFLOCDE. VREFHIAB and VREFLOAB supply the reference for ADC A and ADC B modules which support both 16-bit and 12-bit mode. VREFHICDE and VREFLOCDE supply ADC C, ADC D and ADC E modules which only support 12-bit mode. VREFHIAB can also be used to supply DAC A, and VREFHICDE can also be used to supply DAC B

The VDAC reference pin can be used to set an alternate range for DAC A and DAC B, and for the DACs inside the CMPSS modules (the CMPSS DACs are referenced to VDDA and VSSA by default). Using this pin as a reference prevents the channel from being used as an ADC input (but the ADC can be used to sample the VDAC voltage, if desired). The choice of reference is configurable per module for each CMPSS or buffered DAC; the selection is made using the module's configuration registers.

Some analog pins support digital functionality through muxed AIOs and AGPIOs. AIOs only support digital input functionality, while AGPIOs support full digital input and output functionality.

The following notes apply to all packages:

- Not all analog pins are available on all devices. See the device data sheet to determine which pins are available.
- See the device data sheet to determine the allowable voltage range for VREFHI and VREFLO.
- An external capacitor is required on the VREFHI pins. See the device data sheet for the specific value required.
- For buffered DAC modules, VSSA is the low reference whether VREFHIx or VDAC is selected as the high reference.
- For CMPSS modules, VSSA is the low reference whether VDAC or VDDA is selected as the high reference.



The following figures show how each analog group is structured. The *Analog Pin Connections* table lists the analog pins and internal connections.





F29H859TU-Q1, F29H850TU

DACOUT2

SPRSP93 - NOVEMBER 2024





Figure 6-32. Analog Subsystem Block Diagram (ADC C, ADC D and ADC E)



Input connections to the CMPSS modules are selectable through a programmable input mux. Figure 6-33 shows the CMPSS input connections. Table 6-12 shows the mapping of ADC input signals to CMPSS mux inputs.

- To configure the CMPH\_POSIN input mux for CMPSSx, write to the CMPxHPMXSEL field in the CMPHPMXSEL or CMPHPMXSEL1 analog subsystem register.
- To configure the CMPH\_NEGIN input mux for CMPSSx, write to the CMPxHNMXSEL field in the CMPHNMXSEL analog subsystem register.
- To configure the CMPL\_POSIN input mux for CMPSSx, write to the CMPxLPMXSEL field in the CMPLPMXSEL or CMPLPMXSEL1 analog subsystem register.
- To configure the CMPL\_NEGIN input mux for CMPSSx, write to the CMPxLNMXSEL field in the CMPLNMXSEL analog subsystem register.





				Table 6	6-12. CM	PSS Inp	ut Mux C	<b>Options</b>				
CMPSSx Input MUX	CMP1	CMP2	СМРЗ	CMP4	CMP5	CMP6	CMP7	CMP8	CMP9	CMP10	CMP11	CMP12
HP0	A4	A6	B2	A0	D12	D8	D1	D3	C1	C0	C1	C8
HP1	A2	E8	B0	D5	E6	E17	B4	E4	C2	E10	E11	E1
HP2	A3	E9	B1	D0	E7	E16	B5	E5	A7	E12	E13	0.9*VREF HIAB
HP3	В3	D13	TempSens e	D2	TempSens e	0.9*VREF HIAB	0.9*VREF HICDE	A8	C9	D3	E1	0.9*VREF HICDE
HP4	D6	D7	E2	E3	A8	A9	A10	A11	B6	B7	B8	B9
HP5	A12	A13	A14	A15	C7	C8	C9	C10	B16	B17	C11	C12
HP6	B0	B2	D1	B8	C0	E0	A1	B9	A0	D0	A14	A15
HN0	A5	A7	B3	A1	D13	D9	D2	D4	A2	E8	B6	A6
HN1	A3	A4	B5	D5	E6	E17	B4	E4	E9	D12	C2	B1
LP0	A4	A6	B2	A0	D12	D8	D1	D3	C1	C0	C1	C8
LP1	A2	E8	B0	D5	E6	E17	B4	E4	C2	E10	E11	E1
LP2	A3	E9	B1	D0	E7	E16	B5	E5	A7	E12	E13	0.9*VREF HIAB
LP3	B3	D13	D9	D2	D4	0.9*VREF HIAB	0.9*VREF HICDE	A8	C9	D3	E1	0.9*VREF HICDE
LP4	D6	D7	E2	E3	B10	B11	B12	B13	C3	C4	C5	C6
LP5	A12	A13	A14	A15	C13	C16	C17	D10	D11	D16	D17	E0
LP6	B0	B2	D1	B8	C0	E0	A1	B9	A0	D0	A14	A15
LN0	A5	A7	B3	A1	D13	D9	D2	D4	A2	E8	B6	A6
LN1	A3	A4	B5	D5	E6	E17	B4	E4	E9	D12	C2	B1

# **ADVANCE INFORMATION**

F29H859TU-Q1, F29H850TU
SPRSP93 – NOVEMBER 2024



# 6.15.1.3 Analog Pin Connections

		Pins/Pa	ackage				ADC					Comparator Su	ıbsystem (Mux)		
Pin Name	256 ZEX	176 PTS	144 RFS	100 PZS	A	в	с	D	E	DAC	High Positive	High Negative	Low Positive	Low Negative	- AIO Input/ GPIO
VREFHIAB	N2	38	30	19											
VREFHICDE	R4	54	45	33											
VFEFLOAB	N1	37	29	18			C22	D22	E22						
VREFLOCDE	T4	53	44	32	A17,A2 2	B19,B2 2									
			Ana	alog Grou	up 1							CMP1 a	nd other comparators		
ADCINA3	M2	35	27		A3			D25			CMP1 (HPMXSEL=2)	CMP1 (HNMXSEL=1)	CMP1 (LPMXSEL=2)	CMP1 (LNMXSEL=1)	AIO163
ADCINA5	L1	31	23		A5			D29				CMP1 (HNMXSEL=0)		CMP1 (LNMXSEL=0)	AIO165
ADCINA12	K2				A12						CMP1 (HPMXSEL=5)		CMP1 (LPMXSEL=5)		AIO166
ADCIND6	T12	71	60			B30		D6			CMP1 (HPMXSEL=4)		CMP1 (LPMXSEL=4)		GPIO242
ADCINA4	L2	32	24		A4			D28			CMP1 (HPMXSEL=0)	CMP2 (HNMXSEL=1)	CMP1 (LPMXSEL=0)	CMP2 (LNMXSEL=1)	AIO164
	<b>D</b> 2	42	24	22		PO	C26			VDAC	CMP1 (HPMXSEL=6)		CMP1 (LPMXSEL=6)		410170
ADCINDO	F2	42	54	2.5		DU	020			VDAC	CMP3 (HPMXSEL=1)		CMP3 (LPMXSEL=1)		AIOTTO
ADCINB3	L3	33	25	16		B3		D27			CMP1 (HPMXSEL=3)	CMP3 (HNMXSEL=0)	CMP1 (LPMXSEL=3)	CMP3 (LNMXSEL=0)	AIO173
ADCINA2	M1	36	28		A2			D24			CMP1 (HPMXSEL=1)	CMP9 (HNMXSEL=0)	CMP1 (LPMXSEL=1)	CMP9 (LNMXSEL=0)	AIO162
			Ana	alog Grou	.p 2							CMP2 a	nd other comparators		
ADCINA13	K1				A13						CMP2 (HPMXSEL=5)		CMP2 (LPMXSEL=5)		AIO167
ADCIND7	R12	72	61			B31		D7			CMP2 (HPMXSEL=4)		CMP2 (LPMXSEL=4)		GPIO243
	14	24	26	17		PO		Dae			CMP2 (HPMXSEL=6)		CMP2 (LPMXSEL=6)		AIO172
ADCINB2	L4	34	20			DZ		D20			CMP3 (HPMXSEL=0)		CMP3 (LPMXSEL=0)		AIO172
ADCIND13	M6							D13			CMP2 (HPMXSEL=3)	CMP5 (HNMXSEL=0)	CMP2 (LPMXSEL=3)	CMP5 (LNMXSEL=0)	AIO199
ADCINA7	J3	25	17	12	A7				E25		CMP9 (HPMXSEL=2)	CMP2 (HNMXSEL=0)	CMP9 (LPMXSEL=2)	CMP2 (LNMXSEL=0)	GPIO225
ADCINE9	R10						C31		E9		CMP2 (HPMXSEL=2)	CMP9 (HNMXSEL=1)	CMP2 (LPMXSEL=2)	CMP9 (LNMXSEL=1)	AIO207
ADCINE8	T10						C30		E8		CMP2 (HPMXSEL=1)	CMP10 (HNMXSEL=0)	CMP2 (LPMXSEL=1)	CMP10 (LNMXSEL=0)	AIO206
ADCINA6	J4	26	18	13	A6				E24		CMP2 (HPMXSEL=0)	CMP12 (HNMXSEL=0)	CMP2 (LPMXSEL=0)	CMP12 (LNMXSEL=0)	GPIO224
			Ana	alog Grou	.up 3							CMP3 a	nd other comparators		
ADCINE2	R6	59	51		A26				E2		CMP3 (HPMXSEL=4)		CMP3 (LPMXSEL=4)		AIO204
TompSonsor					A 20		C20				CMP3 (HPMXSEL=3)				
TempSensor					A20		020				CMP5 (HPMXSEL=3)				
ADCIND9	T13	76					C29	D9				CMP6 (HNMXSEL=0)	CMP3 (LPMXSEL=3)	CMP6 (LNMXSEL=0)	GPIO245
	Т?	10	40	20		B.25		D1			CMP3 (HPMXSEL=6)		CMP3 (LPMXSEL=6)		AIO 102
ADCIND	13	40	40	29		625					CMP7 (HPMXSEL=0)		CMP7 (LPMXSEL=0)		- AIO 193
ADCINB5	K3	29	21			B5		D31			CMP7 (HPMXSEL=2)	CMP3 (HNMXSEL=1)	CMP7 (LPMXSEL=2)	CMP3 (LNMXSEL=1)	AIO175
	M3	40	32	21	A14	B14	C14	D14	E14		CMP3 (HPMXSEL=5)		CMP3 (LPMXSEL=5)		AIQ162
	IVIO	40	32	21	A 14	D14	014	014	E 14		CMP11 (HPMXSEL=6)		CMP11 (LPMXSEL=6)		AIU 100
ADCINB1	N3	41	33	22		B1	C27				CMP3 (HPMXSEL=2)	CMP12 (HNMXSEL=1)	CMP3 (LPMXSEL=2)	CMP12 (LNMXSEL=1)	AIO171

#### Table 6-13. Analog Pin Connections

Copyright © 2024 Texas Instruments Incorporated

#### Product Folder Links: F29H859TU-Q1 F29H850TU

Copyright © 2024 Texas Instruments Incorporated

Submit	Document	Feedback	167
--------	----------	----------	-----

Pin Name	256 ZEX	176 PTS	144 RFS	100 PZS	A	в	с	D	E	DAC	High Positive	High Negative	Low Positive	Low Negative	- AIO Input/ GPIO
			An	alog Gro	up 4							CMP4 a	nd other comparators		
ADCIND5	N11	66	55			B29		D5			CMP4 (HPMXSEL=1)	CMP4 (HNMXSEL=1)	CMP4 (LPMXSEL=1)	CMP4 (LNMXSEL=1)	GPIO241
ADCINE3	Т6	60	52		A27				E3		CMP4 (HPMXSEL=4)		CMP4 (LPMXSEL=4)		AIO205
ADCINA1	P1	43	35	24	A1		C25				CMP7 (HPMXSEL=6)	CMP4 (HNMXSEL=0)	CMP7 (LPMXSEL=6)	CMP4 (LNMXSEL=0)	AIO161
ADCIND2	R5	57	49	34		B26		D2			CMP4 (HPMXSEL=3)	CMP7 (HNMXSEL=0)	CMP4 (LPMXSEL=3)	CMP7 (LNMXSEL=0)	AIO194
				0.5						DAGGUTA	CMP4 (HPMXSEL=0)		CMP4 (LPMXSEL=0)		
ADCINAU	RI	44	30	25	AU	624				DACOUTT	CMP9 (HPMXSEL=6)		CMP9 (LPMXSEL=6)		AI0160
	<b>D</b> 2	47				504		DA			CMP4 (HPMXSEL=2)		CMP4 (LPMXSEL=2)		410400
ADCINDU	RJ	47	39	20		D24		DU			CMP10 (HPMXSEL=6)		CMP10 (LPMXSEL=6)		AI0 192
	<u></u>	20	45	11		DO					CMP4 (HPMXSEL=6)		CMP4 (LPMXSEL=6)		CDIO222
ADCINB8	G2	20	15	11		B8					CMP11 (HPMXSEL=4)				- GPI0232
	M4	20	21	20	A 15	P15	C15	D15	E15		CMP4 (HPMXSEL=5)		CMP4 (LPMXSEL=5)		410160
ADCINA 15	1/14	39	31	20	AIS	ыр	015	015	EIS		CMP12 (HPMXSEL=6)		CMP12 (LPMXSEL=6)		AI0 169
			An	alog Gro	up 5							CMP5 a	nd other comparators		
ADCINB10	F1	16	13			B10							CMP5 (LPMXSEL=4)		GPIO234
ADCINC7	M9	64					C7				CMP5 (HPMXSEL=5)				GPIO237
ADCINC13	Т8						C13						CMP5 (LPMXSEL=5)		AIO189
ADCINE6	P13	73	62		A30				E6		CMP5 (HPMXSEL=1)	CMP5 (HNMXSEL=1)	CMP5 (LPMXSEL=1)	CMP5 (LNMXSEL=1)	GPIO248
ADCINE7	N13	74	63		A31				E7		CMP5 (HPMXSEL=2)		CMP5 (LPMXSEL=2)		GPIO249
	64	22	16		4.0						CMP5 (HPMXSEL=4)				CDIO226
ADCINA6	G4	22	10		Ao						CMP8 (HPMXSEL=3)		CMP8 (LPMXSEL=3)		- GPIUZZO
ADCIND4	N10	65				B28		D4				CMP8 (HNMXSEL=0)	CMP5 (LPMXSEL=3)	CMP8 (LNMXSEL=0)	GPIO240
	BD	45	27	26					E 20		CMP5 (HPMXSEL=6)		CMP5 (LPMXSEL=6)		410190
ADCINCU	RZ	40	57	20					E20		CMP10 (HPMXSEL=0)		CMP10 (LPMXSEL=0)		AI0 180
ADCIND12	R5							D12			CMP5 (HPMXSEL=0)	CMP10 (HNMXSEL=1)	CMP5 (LPMXSEL=0)	CMP10 (LNMXSEL=1)	AIO198
			An	alog Gro	up 6							CMP6 a	nd other comparators		·
ADCINA9	G3	21			A9						CMP6 (HPMXSEL=4)				GPIO227
ADCINB11	F2	15	12			B11							CMP6 (LPMXSEL=4)		GPIO235
ADCINC16	N7						C16						CMP6 (LPMXSEL=5)		AIO190
ADCIND8	R13	75					C28	D8			CMP6 (HPMXSEL=0)		CMP6 (LPMXSEL=0)		GPIO244
ADCINE16	P10								E16		CMP6 (HPMXSEL=2)		CMP6 (LPMXSEL=2)		AIO212
ADCINE17	T11								E17		CMP6 (HPMXSEL=1)	CMP6 (HNMXSEL=1)	CMP6 (LPMXSEL=1)	CMP6 (LNMXSEL=1)	AIO213
	N110	60	50	40							CMP6 (HPMXSEL=5)				CDIO228
ADCINCO	IN 12	09	56	40							CMP12 (HPMXSEL=0)		CMP12 (LPMXSEL=0)		GF10236
	D2	40	41	20	1.24				E0		CMP6 (HPMXSEL=6)		CMP6 (LPMXSEL=6)		410202
	P3	49	41	30	A24					DACOUT2			CMP12 (LPMXSEL=5)		AIU202
					A 21	P21					CMP6 (HPMXSEL=3)		CMP6 (LPMXSEL=3)		
					AZI	DZI					CMP12 (HPMXSEL=2)		CMP12 (LPMXSEL=2)		1

#### Table 6-13. Analog Pin Connections (continued) ADC Comparator Subsystem (Mux)

**TEXAS** INSTRUMENTS www.ti.com

Pins/Package

AIO Input/

#### Product Folder Links: F29H859TU-Q1 F29H850TU

Copyright © 2024 Texas Instruments Incorporated

1 201100010-01, 1 201100010	
SPRSP93 – NOVEMBER 2024	

		Pins/P	ackage				ADC					Comparator Su	bsystem (Mux)		410 1
Pin Name	256 ZEX	176 PTS	144 RFS	100 PZS	A	в	с	D	E	DAC	High Positive	High Negative	Low Positive	Low Negative	GPIO
			An	alog Grou	up 7							CMP7 a	nd other comparators		
ADCINA10	F3	18			A10						CMP7 (HPMXSEL=4)				GPIO228
ADCINB4	K4	30	22			B4		D30			CMP7 (HPMXSEL=1)	CMP7 (HNMXSEL=1)	CMP7 (LPMXSEL=1)	CMP7 (LNMXSEL=1)	AIO174
ADCINB12	J2					B12							CMP7 (LPMXSEL=4)		AIO176
ADCINC17	P7						C17						CMP7 (LPMXSEL=5)		AIO191
											CMP7 (HPMXSEL=5)				
ADCINC9	P12	70	59	41			C9				CMP9 (HPMXSEL=3)		CMP9 (LPMXSEL=3)		- GPI0239
							0.01	504	504		CMP7 (HPMXSEL=3)		CMP7 (LPMXSEL=3)		
0.9*VREFHICDE							C21	D21	E21		CMP12 (HPMXSEL=3)		CMP12 (LPMXSEL=3)		
			An	alog Grou	up 8				1			CMP8 a	nd other comparators		
ADCINB13	J1					B13							CMP8 (LPMXSEL=4)		AIO177
ADCINA11	F4	17			A11						CMP8 (HPMXSEL=4)				GPIO229
ADCINC10	N8						C10				CMP8 (HPMXSEL=5)				AIO186
ADCIND10	N6							D10					CMP8 (LPMXSEL=5)		AIO196
ADCINE4	P11	67	56	38	A28				E4		CMP8 (HPMXSEL=1)	CMP8 (HNMXSEL=1)	CMP8 (LPMXSEL=1)	CMP8 (LNMXSEL=1)	GPIO246
ADCINE5	R11	68	57	39	A29				E5		CMP8 (HPMXSEL=2)		CMP8 (LPMXSEL=2)		GPIO247
											CMP8 (HPMXSEL=0)		CMP8 (LPMXSEL=0)		
ADCIND3	15	58	50	35		B27		D3			CMP10 (HPMXSEL=3)		CMP10 (LPMXSEL=3)		AIO195
											CMP8 (HPMXSEL=6)		CMP8 (LPMXSEL=6)		
ADCINB9	G1	19	14	10		B9					CMP12 (HPMXSEL=4)				GPIO233
		1	An	alog Grou	up 9				1			CMP9 a	nd other comparators		
ADCINB16	H2					B16					CMP9 (HPMXSEL=5)				AIO178
ADCINC3	M5	52	44				C3		E30				CMP9 (LPMXSEL=4)		AIO183
ADCIND11	P6							D11					CMP9 (LPMXSEL=5)		AIO197
ADCINB6	H4	24				B6			E26		CMP9 (HPMXSEL=4)	CMP11 (HNMXSEL=0)		CMP11 (LNMXSEL=0)	GPIO230
		10							500		CMP9 (HPMXSEL=0)		CMP9 (LPMXSEL=0)		
ADCINC1	12	46	38	21					E29		CMP11 (HPMXSEL=0)		CMP11 (LPMXSEL=0)		AI0181
100000			40						500		CMP9 (HPMXSEL=1)		CMP9 (LPMXSEL=1)		
ADCINC2	N4	51	43				02		E30			CMP11 (HNMXSEL=1)		CMP11 (LNMXSEL=1)	AI0182
	1	1	Ana	alog Grou	ip 10	1	1		1			CMP10 a	and other comparators		
ADCINB7	H3	23				B7			E27		CMP10 (HPMXSEL=4)				GPIO231
ADCINB17	H1					B17					CMP10 (HPMXSEL=5)				AIO179
ADCINC4	P5	55	47				C4						CMP10 (LPMXSEL=4)		AIO184
ADCIND16	R7							D16					CMP10 (LPMXSEL=5)		AIO200
ADCINE10	Т9								E10		CMP10 (HPMXSEL=1)		CMP10 (LPMXSEL=1)		AIO208
ADCINE12	P9								E12		CMP10 (HPMXSEL=2)		CMP10 (LPMXSEL=2)		AIO210
	1	1	Ana	alog Grou	ip 11	1	1	1	1			CMP11 a	and other comparators	1	_
ADCINC5	N5	56	48	-			C5						CMP11 (LPMXSEL=4)		AIO185

# Table 6-13. Analog Pin Connections (continued)

168 Submit Document Feedback



Table 0-13. Analou Fill Connections (Continueu)	Table 6-13.	Analog F	Pin Connect	tions (continued)
---	-------------	----------	-------------	-------------------

		Pins/P	ackage				ADC					Comparator Su	ubsystem (Mux)		
Pin Name	256 ZEX	176 PTS	144 RFS	100 PZS	A	в	с	D	E	DAC	High Positive	High Negative	Low Positive	Low Negative	GPIO
ADCINC11	P8						C11				CMP11 (HPMXSEL=5)				AIO187
ADCIND17	T7							D17					CMP11 (LPMXSEL=5)		AIO201
ADCINE11	R9								E11		CMP11 (HPMXSEL=1)		CMP11 (LPMXSEL=1)		AIO209
ADCINE13	N9								E13		CMP11 (HPMXSEL=2)		CMP11 (LPMXSEL=2)		AIO211
	D4	50	40	24	A.05				<b>F</b> 4		CMP11 (HPMXSEL=3)		CMP11 (LPMXSEL=3)		410202
ADCINET	P4	50	42	31	AZS						CMP12 (HPMXSEL=1)		CMP12 (LPMXSEL=1)		- AIU2U3
			Ana	alog Grou	p 12							CMP12	and other comparators		
ADCINC6	M8	63					C6						CMP12 (LPMXSEL=4)		GPIO236
ADCINC12	B8						C12				CMP12 (HPMXSEL=5)				AIO188

169



# 6.15.2 Analog-to-Digital Converter (ADC)

The ADC module described here is a successive approximation (SAR) style ADC with resolution of 12 bits selectable resolution of 12 bits or 16 bits. This section refers to the analog circuits of the converter as the "core," and includes the channel-select MUX, the sample-and-hold (S/H) circuit, the successive approximation circuits, voltage reference circuits, and other analog support circuits. The digital circuits of the converter are referred to as the "wrapper" and include logic for programmable conversions, result registers, interfaces to analog circuits, interfaces to the peripheral buses, post-processing circuits, and interfaces to other on-chip modules.

Each ADC module consists of a single sample-and-hold (S/H) circuit. The ADC module is designed to be duplicated multiple times on the same chip, allowing simultaneous sampling or independent operation of multiple ADCs. The ADC wrapper is start-of-conversion (SOC)-based.

Each ADC has the following features:

- Selectable resolution of 12 bits or 16 bits Resolution of 12 bits
- Ratiometric external reference set by VREFHI/VREFLO
- Selectable internal reference of 2.5 V or 3.3 V
- · Single-ended or differential signal mode
- Input multiplexer with up to channels
- 32 configurable SOCs
- 32 individually addressable result registers
- External analog input mux selection per SOC, up to 4 bits
- Sample cap reset feature for memory crosstalk mitigation
- Multiple trigger sources
  - Software immediate start
  - All ePWMs: ADCSOC A or B
  - GPIO XINT2
  - CPU Timers 0/1/2
  - ADCINT1/2
  - ECAP events in capture mode (CEVT1, CEVT2, CEVT3, and CEVT4) and APWM mode (period match, compare match, or both).
  - Global software trigger for multiple ADCs
- Four flexible interrupts
- Burst-mode triggering option
- Hardware oversampling mode up to 128x, with configurable trigger spread delay
- Hardware undersampling mode
- Trigger phase delay function
- Four post-processing blocks, each with:
  - Saturating offset calibration
  - Error from setpoint calculation
  - High, low, and zero-crossing compare, with interrupt and ePWM trip capability
  - Configurable digital filter for high/low/zero-crossing compare
  - Trigger-to-sample delay capture
  - Absolute value calculation
  - 24-bit accumulation register for oversampling, with configurable binary shift
  - Minimum/maximum calculation for outlier rejection

# Note

Not every channel can be pinned out from all ADCs. See the *Pin Configuration and Functions* section to determine which channels are available.

170 Submit Document Feedback



The block diagram for the ADC core and ADC wrapper are shown in Figure 6-34.



Figure 6-34. ADC Module Block Diagram



# 6.15.2.1 ADC Configurability

Some ADC configurations are individually controlled by the SOCs, while others are globally controlled per ADC module. Table 6-14 summarizes the basic ADC options and their level of configurability.

CONFIGURABILITY
Per module <sup>(1)</sup>
Not configurable (12-bit resolution only) Per module <sup>(1)</sup>
Not configurable (single-ended signal mode only) Per module
Per module (external or internal) <sup>(2) (3)</sup>
Per SOC <sup>(1)</sup>
Per SOC
Per SOC <sup>(1)</sup>
Per module
Per module <sup>(1)</sup>

# Table 6-14. ADC Options and Configuration Levels

(1) Writing these values differently to different ADC modules could cause the ADCs to operate asynchronously. For guidance on when the ADCs are operating synchronously or asynchronously, see the *Ensuring Synchronous Operation* section of the Analog-to-Digital Converter (ADC) chapter in the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual*.

(2) Lower pin count packages may share one VREFHI pin among multiple ADCs. In this case, the

ADCs that share a reference pin must have their reference modes configured identically. (3) 3.3 V internal reference mode is not supported when using 16-bit resolution.

# 6.15.2.1.1 Signal Mode

The ADC supports single-ended signaling. The input voltage to the converter is sampled through a single pin (ADCINx), referenced to VREFLO.

The ADC supports two signal modes: single-ended and differential. In single-ended mode, the input voltage to the converter is sampled through a single pin (ADCINx), referenced to VREFLO. In differential signaling mode, the input voltage to the converter is sampled through a pair of input pins, one of which is the positive input (ADCINxP) and the other is the negative input (ADCINxN). The actual input voltage is the difference between the two (ADCINxP – ADCINxN). Figure 6-35 shows the differential signaling mode. Figure 6-36 shows the single-ended signaling mode.



F29H859TU-Q1, F29H850TU SPRSP93 – NOVEMBER 2024



Figure 6-35. Differential Signaling Mode



Copyright © 2024 Texas Instruments Incorporated



#### 6.15.2.2 ADC Electrical Data and Timing

#### Note

The ADC inputs should be kept below VDDA + 0.3 V. If an ADC input goes above this level, ADC disturbances to other channels may occur by two mechanisms:

- ADC input overvoltage will overdrive the CMPSS mux, disturbing all other channels which share a common CMPSS mux. This disturbance will be continuous regardless of if the overvoltage input is sampled by the ADC
- When the ADC samples the overvoltage ADC input, VREFHI will be pulled up to a higher level. This will disturb subsequent ADC conversions on any channel until the V<sub>REF</sub> stabilizes

#### Note

The VREFHI pin must be kept below VDDA + 0.3 V to ensure proper functional operation. If the VREFHI pin exceeds this level, a blocking circuit may activate, and the internal value of VREFHI may float to 0 V internally, giving improper ADC conversion.



# 6.15.2.2.1 ADC Operating Conditions 12-bit Single-Ended

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ADCCLK (derived from PERx.SYSCLK)		5		60	MHz
Sample rate <sup>(3)</sup>	200-MHz SYSCLK			3.7	MSPS
Sample window duration (set by ACQPS and PERx.SYSCLK) <sup>(1)</sup>	With 50 $\Omega$ or less $R_s$	75			ns
VREFHI	External Reference	2.4	2.5 or 3.0	VDDA	V
	Internal Reference = 3.3V Range		1.65		V
	Internal Reference = 2.5V Range		2.5		V
VREFLO		VSSA		VSSA	V
	Internal Reference = 3.3 V Range	0		3.3	V
Conversion range	Internal Reference = 2.5 V Range	0		2.5	V
	External Reference	VREFLO		VREFHI	V

(1) The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.

(2) In internal reference mode, the reference voltage is driven out of the VREFHI pin by the device. The user should not drive a voltage into the pin in this mode.

#### 6.15.2.2.2 ADC Operating Conditions 12-bit Differential

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCCLK (derived from PERx.SYSCLK)		5		60	MHz
Sample rate <sup>(3)</sup>	200-MHz SYSCLK			3.7	MSPS
Sample window duration (set by ACQPS and PERx.SYSCLK) <sup>(1)</sup>	With 50 $\Omega$ or less $R_s$	75			ns
VREFHI	External Reference	2.4	2.5 or 3.0	VDDA	V
	Internal Reference = 3.3V Range		1.65		V
	Internal Reference = 2.5V Range		2.5		V
VREFLO		VSSA		VSSA	V
	Internal Reference = 3.3 V Range	0		3.3	V
Conversion range	Internal Reference = 2.5 V Range	0		2.5	V
	External Reference	VREFLO		VREFHI	V

(1) The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.

(2) In internal reference mode, the reference voltage is driven out of the VREFHI pin by the device. The user should not drive a voltage into the pin in this mode.



#### 6.15.2.2.3 ADC Operating Conditions 16-bit Single-Ended

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCCLK (derived from PERx.SYSCLK)		5		60	MHz
Sample rate	200-MHz SYSCLK			1.1	MSPS
Sample window duration (set by ACQPS and PERx.SYSCLK) <sup>(1)</sup>	With 50 $\Omega$ or less $R_s$	320			ns
VREFHI	External Reference	2.4	2.5 or 3.0	VDDA	V
	Internal Reference = 3.3V Range		1.65		V
	Internal Reference = 2.5V Range		2.5		V
VREFLO		VSSA		VSSA	V
	Internal Reference = 3.3 V Range	0		3.3	V
Conversion range	Internal Reference = 2.5 V Range	0		2.5	V
	External Reference	VREFLO		VREFHI	V

(1) The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.

(2) In internal reference mode, the reference voltage is driven out of the VREFHI pin by the device. The user should not drive a voltage into the pin in this mode.

#### 6.15.2.2.4 ADC Operating Conditions 16-bit Differential

#### over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCCLK (derived from PERx.SYSCLK)		5		60	MHz
Sample rate	200-MHz SYSCLK			1.1	MSPS
Sample window duration (set by ACQPS and PERx.SYSCLK) <sup>(1)</sup>	With 50 $\Omega$ or less $R_{s}$	320			ns
VREFHI	External Reference	2.4	2.5 or 3.0	VDDA	V
	Internal Reference = 3.3V Range		1.65		V
	Internal Reference = 2.5V Range		2.5		V
VREFLO		VSSA		VSSA	V
	Internal Reference = 3.3 V Range	0		3.3	V
Conversion range	Internal Reference = 2.5 V Range	0		2.5	V
	External Reference	VREFLO		VREFHI	V

(1) The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.

(2) In internal reference mode, the reference voltage is driven out of the VREFHI pin by the device. The user should not drive a voltage into the pin in this mode.

#### 6.15.2.2.5 ADC Timing Requirements

		MIN	MAX	UNIT
t <sub>su(ADCCHSEL-SOC)</sub>	ADCCHSEL valid before ADCSOC high	0.5		ns
t <sub>su(ADCSOC)</sub>	ADCSOC low before ADCCLK high	1		ns
t <sub>w(ADCCLK)</sub>	Width of ADCCLK	0.8		ns
t <sub>w(ADCSOC)</sub>	Width of ADCSOC	0.6		ns



# 6.15.2.2.6 ADC Characteristics 12-bit Single-Ended

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
General						
ADCCLK Conversion Cycles	200-MHz SYSCLK	10.1		11	ADCCLKs	
Power Up Time	External Reference mode			500	μs	
	Internal Reference mode			5000	μs	
	Internal Reference mode, when switching between 2.5-V range and 3.3-V range.			5000	μs	
VREFHI input current <sup>(1)</sup>			130		μA	
Internal Reference Capacitor Value <sup>(2)</sup>		2.2			μF	
External Reference Capacitor Value <sup>(2)</sup>		2.2			μF	
DC Characteristics						
	Internal reference	-45		45		
Gain Error	External reference	-5	±3	5	LSB	
Offset Error		-4	±2	4	LSB	
Channel-to-Channel Gain Error <sup>(4)</sup>			±2		LSB	
Channel-to-Channel Offset Error <sup>(4)</sup>			±2		LSB	
ADC-to-ADC Gain Error <sup>(5)</sup>	Identical VREFHI and VREFLO for all ADCs		±4		LSB	
ADC-to-ADC Offset Error <sup>(5)</sup>	Identical VREFHI and VREFLO for all ADCs		±2		LSB	
DNL Error		>–1	±0.5	1	LSB	
INL Error		-2	±1.0	2	LSB	
ADC-to-ADC Isolation	VREFHI = 2.5 V, synchronous ADCs	-1		1	LSBs	
AC Characteristics				1		
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1 via PLL		69.1		dB	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC via PLL		69.1			
THD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1 via PLL		-88		dB	
SFDR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1 via PLL		89		dB	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1		69.0			
SINAD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC		69.0		dB	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, Single ADC		11.2			
ENOB <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, synchronous ADCs		11.2			
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs, 256-ball ZEJ package		10.9		- bits	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs, 169-ball NMR package		10.9			
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs, 176-pin PTP package		9.7			
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs, 100-pin PZP package		9.7			



# 6.15.2.2.6 ADC Characteristics 12-bit Single-Ended (continued)

#### over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSRR	VDD = 1.2-V DC + 100mV DC up to Sine at 1 kHz		60		
	VDD = 1.2-V DC + 100 mV DC up to Sine at 300 kHz	57			dD
	VDDA = 3.3-V DC + 200 mV DC up to Sine at 1 kHz		60		uв
	VDDA = 3.3-V DC + 200 mV Sine at 900 kHz	57			

(1) Load current on VREFHI increases when ADC input is greater than VDDA. This causes inaccurate conversions.

- (2) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable.
- (3) IO activity is minimized on pins adjacent to ADC input and VREFHI pins as part of best practices to reduce capacitive coupling and crosstalk.

(4) Variation across all channels belonging to the same ADC module.

(5) Worst case variation compared to other ADC modules.

#### 6.15.2.2.7 ADC Characteristics 12-bit Differential

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
General					
ADCCLK Conversion Cycles	200-MHz SYSCLK	10.1		11	ADCCLKs
	External Reference mode			500	μs
Power Up Time	Internal Reference mode			5000	μs
	Internal Reference mode, when switching between 2.5-V range and 3.3-V range.			5000	μs
VREFHI input current <sup>(1)</sup>			130		μΑ
Internal Reference Capacitor Value <sup>(2)</sup>		2.2			μF
External Reference Capacitor Value <sup>(2)</sup>		2.2			μF
DC Characteristics					
Cain Error	Internal reference	-45		45	
	External reference	-5	±3	5	LOD
Offset Error		-5	±2	5	LSB
Channel-to-Channel Gain Error <sup>(4)</sup>			2		LSB
Channel-to-Channel Offset Error <sup>(4)</sup>			2		LSB
ADC-to-ADC Gain Error <sup>(5)</sup>	Identical VREFHI and VREFLO for all ADCs		4		LSB
ADC-to-ADC Offset Error <sup>(5)</sup>	Identical VREFHI and VREFLO for all ADCs		2		LSB
DNL Error		>–1	±0.5	1	LSB
INL Error		-2	±1.0	2	LSB
ADC-to-ADC Isolation	VREFHI = 2.5 V, synchronous ADCs	-1		1	LSBs
AC Characteristics					
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1		68.8		dB
SNR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC		60.1		
THD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz		-80.6		dB
SFDR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz		79.2		dB

#### 6.15.2.2.7 ADC Characteristics 12-bit Differential (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1	68.5	
SINAD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC	60.0	dB
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, Single ADC	11.0	
ENOB <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, synchronous ADCs	11.0	bits
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs	Not Supported	
	VDD = 1.2-V DC + 100mV DC up to Sine at 1 kHz	60	
DCDD	VDD = 1.2-V DC + 100 mV DC up to Sine at 300 kHz	57	
PSKK	VDDA = 3.3-V DC + 200 mV DC up to Sine at 1 kHz	60	
	VDDA = 3.3-V DC + 200 mV Sine at 900 kHz	57	

(1) Load current on VREFHI increases when ADC input is greater than VDDA. This causes inaccurate conversions.

(2) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable.

(3) IO activity is minimized on pins adjacent to ADC input and VREFHI pins as part of best practices to reduce capacitive coupling and crosstalk.

(4) Variation across all channels belonging to the same ADC module.

(5) Worst case variation compared to other ADC modules.

#### 6.15.2.2.8 ADC Characteristics 16-bit Single-Ended

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
General					
ADCCLK Conversion Cycles	200-MHz SYSCLK	29.6		31	ADCCLKs
	External Reference mode			500	μs
Power Up Time	Internal Reference mode			5000	μs
	Internal Reference mode, when switching between 2.5-V range and 3.3-V range.			5000	μs
VREFHI input current <sup>(1)</sup>			190		μA
Internal Reference Capacitor Value <sup>(2)</sup>		4.7	22		μF
External Reference Capacitor Value <sup>(2)</sup>		4.7	22		μF
DC Characteristics					
Coin Error	Internal reference 2.5V	-720		720	LSB
Gaill Elloi	External reference	-64	±20	64	LSB
Offset Error	(Across temperature) Internal reference 2.5V	-6	±4	6	LSB
Offset Error		-6	±4	6	LSB
Channel-to-Channel Gain Error <sup>(4)</sup>			±6		LSB
Channel-to-Channel Offset Error <sup>(4)</sup>			±6		LSB
ADC-to-ADC Gain Error <sup>(5)</sup>	Identical VREFHI and VREFLO for all ADCs		±6		LSB
ADC-to-ADC Offset Error <sup>(5)</sup>	Identical VREFHI and VREFLO for all ADCs		±6		LSB
DNL Error		>–1	±0.5	1	LSB
INL Error		-6	±1.5	6	LSB
# 6.15.2.2.8 ADC Characteristics 16-bit Single-Ended (continued)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
ADC-to-ADC Isolation	VREFHI = 2.5 V, synchronous ADCs	-2	2	LSBs	
AC Characteristics					
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1	83.5			
SNR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC	78.2		dB	
THD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz	-94		dB	
SFDR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz	93		dB	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1	83.4			
SINAD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC	76.0		dB	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, Single ADC	13.5		bits	
ENOB <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, synchronous ADCs	13.5			
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs	Not Supported			
PSRR	VDD = 1.2-V DC + 100mV DC up to Sine at 1 kHz	77		dB	
	VDD = 1.2-V DC + 100 mV DC up to Sine at 800 kHz	74			
	VDDA = 3.3-V DC + 200 mV DC up to Sine at 1 kHz	77			
	VDDA = 3.3-V DC + 200 mV Sine at 800 kHz	74			

(1) Load current on VREFHI increases when ADC input is greater than VDDA. This causes inaccurate conversions.

(2) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable. In external reference mode, capacitance is dependent on reference IC buffer output requirements.

(3) IO activity is minimized on pins adjacent to ADC input and VREFHI pins as part of best practices to reduce capacitive coupling and crosstalk.

(4) Variation across all channels belonging to the same ADC module.

(5) Worst case variation compared to other ADC modules.

## 6.15.2.2.9 ADC Characteristics 16-bit Differential

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
General			·		
ADCCLK Conversion Cycles	200-MHz SYSCLK	29.6		31	ADCCLKs
	External Reference mode			500	μs
Power Up Time	Internal Reference mode			5000	μs
	Internal Reference mode, when switching between 2.5-V range and 3.3-V range.			5000	μs
VREFHI input current <sup>(1)</sup>			190		μA
Internal Reference Capacitor Value <sup>(2)</sup>		4.7	22		μF
External Reference Capacitor Value <sup>(2)</sup>		4.7	22		μF
DC Characteristics			·		
Gain Error	Internal reference 2.5 V	-720		720	LSB
	External reference	-64	±9	64	LSB
Offset Error	(Across temperature) Internal reference 2.5 V	-6	±4	6	LSB

## 6.15.2.2.9 ADC Characteristics 16-bit Differential (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Offset Error		-6	±4	6	LSB	
Channel-to-Channel Gain Error <sup>(4)</sup>			±6		LSB	
Channel-to-Channel Offset Error <sup>(4)</sup>			±3		LSB	
ADC-to-ADC Gain Error <sup>(5)</sup>	Identical VREFHI and VREFLO for all ADCs		±6		LSB	
ADC-to-ADC Offset Error <sup>(5)</sup>	Identical VREFHI and VREFLO for all ADCs		±3		LSB	
DNL Error		>–1	±0.5	1	LSB	
INL Error		-3.5	±1.0	3.5	LSB	
ADC-to-ADC Isolation	VREFHI = 2.5 V, synchronous ADCs	-2		2	LSBs	
ADC-to-ADC Isolation	VREFHI = 2.5 V, asynchronous ADCs		not supported		dB	
AC Characteristics						
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1		89.8			
SNR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC		66.3		dB	
THD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz		-98		dB	
SFDR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz		99		dB	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1		89.2			
SINAD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC		66.1		dB	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, Single ADC		14.52			
ENOB <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, synchronous ADCs		14.52		bits	
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs		Not Supported			
	VDD = 1.2-V DC + 100mV DC up to Sine at 1 kHz		77			
	VDD = 1.2-V DC + 100 mV DC up to Sine at 300 kHz		74		dD	
	VDDA = 3.3-V DC + 200 mV DC up to Sine at 1 kHz		77		- ar	
	VDDA = 3.3-V DC + 200 mV Sine at 900 kHz		74			

(1) Load current on VREFHI increases when ADC input is greater than VDDA. This causes inaccurate conversions.

(2) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable. In external reference mode, capacitance is dependent on reference IC buffer output requirement.

(3) IO activity is minimized on pins adjacent to ADC input and VREFHI pins as part of best practices to reduce capacitive coupling and crosstalk.

(4) Variation across all channels belonging to the same ADC module.

(5) Worst case variation compared to other ADC modules.



6.15.2.2.10 ADC INL and DNL



Figure 6-37. ADC INL and DNL

## 6.15.2.2.11 ADC Input Model Models

The ADC input characteristics are given by Table 6-15 and Figure 6-38 for Type 5 12-bit ADC.

The ADC input characteristics are given by Table 6-16, Table 6-17, Figure 6-38, and Figure 6-39 for Type 4 12-bit/16-bit ADC.

	DESCRIPTION	REFERENCE MODE	VALUE
C <sub>p</sub>	Parasitic input capacitance	All	See Table 6-20 (channels Cx,Dx,Ex).
R <sub>on</sub>	Sampling switch resistance	External Reference, 2.5-V Internal Reference	500 Ω
		3.3-V Internal Reference	860 Ω
C <sub>h</sub>	Sampling capacitor	External Reference, 2.5-V Internal Reference	12.5 pF
		3.3-V Internal Reference	7.5 pF
R <sub>s</sub>	Nominal source impedance	All	50 Ω

Table 6-15. Input Model	Parameters for	12-bit ADC	(ADC CDE)
-------------------------	----------------	------------	-----------

## Table 6-16. Single-Ended Input Model Parameters (12-bit Resolution) for 12-bit/16-bit ADC (ADC AB)

	DESCRIPTION	VALUE
C <sub>p</sub>	Parasitic input capacitance	See Table 6-20 (channels Ax,Bx)
R <sub>on</sub>	Sampling switch resistance	425 Ω
C <sub>h</sub>	Sampling capacitor	14.5 pF
R <sub>s</sub>	Nominal source impedance	50 Ω



# Table 6-17. Single-Ended Input Model Parameters (16-bit Resolution) for 12-bit/16-bit ADC (ADC AB)

	DESCRIPTION	VALUE
C <sub>p</sub>	Parasitic input capacitance	See Table 6-20 (channels Ax,Bx).
R <sub>on</sub>	Sampling switch resistance	425 Ω
C <sub>h</sub>	Sampling capacitor	32.5 pF
R <sub>s</sub>	Nominal source impedance	50 Ω

## Table 6-18. Differential Input Model Parameters (12-bit Resolution) for 12-bit/16-bit ADC (ADC AB)

	DESCRIPTION	VALUE
C <sub>p</sub>	Parasitic input capacitance	See Table 6-20 (channels Ax,Bx).
R <sub>on</sub>	Sampling switch resistance	700 Ω
C <sub>h</sub>	Sampling capacitor	7.5 pF
R <sub>s</sub>	Nominal source impedance	50 Ω

## Table 6-19. Differential Input Model Parameters (16-bit Resolution) for 12-bit/16-bit ADC (ADC AB)

	DESCRIPTION	VALUE
C <sub>p</sub>	Parasitic input capacitance	See Table 6-20 (channels Ax,Bx).
R <sub>on</sub>	Sampling switch resistance	700 Ω
C <sub>h</sub>	Sampling capacitor	16.5 pF
R <sub>s</sub>	Nominal source impedance	50 Ω



# Figure 6-38. Single-Ended Input Model



Figure 6-39. Differential Input Model

These input models should be used with actual signal source impedance to determine the acquisition window duration. For recommendations on improving ADC input circuits, see the *ADC Input Circuit Evaluation for C2000 MCUs* Application Note.

ADC CHANNEL	C <sub>p</sub> (pF)		
	COMPARATOR DISABLED	COMPARATOR ENABLED	
A0/DACOUT1	5.4	6.9	
A1	4.1	5.6	
A2	4.1	5.6	
A3	5.6	7.1	
A4	4.2	5.7	

## Table 6-20. Per-Channel Parasitic Capacitance

184 Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



Table 6-20. Per-Channel Parasitic Capacitance (continued)			
ADC CHANNEL	COMPARATOR DISABLED	COMPARATOR ENABLED	
A5	4.9	6.4	
A6	0.2	1.7	
A7	0.3	1.6	
A8	0.3	1.8	
A9	0.3	1.7	
A10	0.3	1.8	
A11	0.3	1.8	
A12	5.2	6.7	
A13	4.9	6.4	
A14,B14,C14,D14,E14	5.7	7.2	
A15,B15,C15,D15,E15	5.5	7.0	
B0/VDAC	27.1	28.6	
B1	4.0	5.5	
B2	4.6	6.1	
В3	5.1	6.6	
B4	3.5	5.0	
B5	4.9	6.4	
B6	0.3	1.8	
В7	0.4	1.9	
B8	0.2	1.7	
B9	0.3	1.8	
B10	0.3	1.8	
B11	0.3	1.8	
B12	4.9	6.4	
B13	4.7	6.2	
B16	5.1	6.6	
B17	4.1	5.6	
CO	5.0	6.5	
C1	4.4	5.9	
C2	4.9	6.4	
C3	4.9	6.4	
C4	2.9	4.4	
C5	2.7	4.2	
C6	0.3	1.8	
C7	0.3	1.8	
C8	0.3	1.8	
C9	0.3	1.8	
C10	3.3	4.8	

Copyright © 2024 Texas Instruments Incorporated



	C <sub>p</sub>	(pF)
ADC CHANNEL	COMPARATOR DISABLED	COMPARATOR ENABLED
C11	3.1	4.6
C12	2.9	4.4
C13	3.0	4.4
C16	3.1	4.6
C17	3.4	4.9
D0	3.3	4.8
D1	3.3	4.8
D2	5.0	6.5
D3	5.7	7.2
D4	0.2	1.7
D5	0.2	1.7
D6	0.2	1.7
D7	0.5	2.0
D8	0.5	2.0
D9	0.4	1.9
D10	3.8	5.3
D11	3.0	4.5
D12	3.3	4.8
D13	3.3	4.8
D16	2.9	4.4
D17	3.1	4.6
E0/DACOUT2	6.4	7.9
E1	3.3	4.8
E2	3.1	4.6
E3	3.3	4.8
E4	0.3	1.8
E5	0.3	1.8
E6	0.5	2.0
E7	0.4	1.9
E8	4.4	5.9
E9	3.9	5.4
E10	3.4	4.9
E11	3.4	4.9
E12	3.4	4.9
E13	3.6	5.1
E16	3.5	5.0
E17	3.6	5.1

# Table 6-20. Per-Channel Parasitic Capacitance (continued)



## 6.15.2.2.12 ADC Timing Diagrams

The following diagrams show the ADC conversion timings for two SOCs given the following assumptions:

- SOC0 and SOC1 are configured to use the same trigger.
- No other SOCs are converting or pending when the trigger occurs.
- The round-robin pointer is in a state that causes SOC0 to convert first.
- ADCINTSEL is configured to set an ADCINT flag upon end of conversion for SOC0 (whether this flag
  propagates through to the CPU to cause an interrupt is determined by the configurations in the interrupt
  controller).

Table 6-21 lists the descriptions of the ADC timing parameters. Table 6-22 and Table 6-23 list the ADC timings.



Figure 6-40. ADC Timings for 12-bit Mode in Early Interrupt Mode

#### F29H859TU-Q1, F29H850TU SPRSP93 – NOVEMBER 2024





Figure 6-41. ADC Timings for 12-bit Mode in Late Interrupt Mode

Copyright © 2024 Texas Instruments Incorporated





Figure 6-42. ADC Timings for 16-bit Mode in Early Interrupt Mode





Figure 6-43. ADC Timings for 16-bit Mode in Late Interrupt Mode (SYSCLK Cycles)

Copyright © 2024 Texas Instruments Incorporated



#### F29H859TU-Q1, F29H850TU SPRSP93 – NOVEMBER 2024

	Table 6-21. ADC Timing Parameter Descriptions						
PARAMETER	DESCRIPTION						
	The duration of the S+H window.						
t <sub>SH</sub>	At the end of this window, the value on the S+H capacitor becomes the voltage to be converted into a digital value. The duration is given by (ACQPS + 1) SYSCLK cycles. ACQPS can be configured individually for each SOC, so t <sub>SH</sub> is not necessarily the same for different SOCs.						
	<b>Note:</b> The value on the S+H capacitor is captured approximately 5 ns before the end of the S+H window regardless of device clock settings.						
+	The time from the end of the S+H window until the ADC results latch in the ADCRESULTx register.						
LAT	If the ADCRESULTx register is read before this time, the previous conversion results are returned.						
t <sub>EOC</sub>	The time from the end of the S+H window until the S+H window for the next ADC conversion can begin. The subsequent sample can start before the conversion results are latched. In 16-bit mode, this coincides with the latching of the conversion results, while in 12-bit mode, the subsequent sample can start before the conversion results are latched.						
	The time from the end of the S+H window until an ADCINT flag is set (if configured).						
	If the INTPULSEPOS bit in the ADCCTL1 register is set, t <sub>INT</sub> coincides with the end of conversion (EOC) signal.						
t <sub>INT</sub>	If the INTPULSEPOS bit is 0, $t_{INT}$ coincides with the end of the S+H window. If $t_{INT}$ triggers a read of the ADC result register (by triggering an ISR that reads the result), care must be taken to make sure the read occurs after the results latch (otherwise, the previous results are read).						
	The time from the end of the S+H window until a DMA read of the ADC conversion result is triggered, when ADCCTL1.TDMAEN = 1.						
t <sub>DMA</sub>	If TDMAEN is set to 0, then the DMA trigger occurs at $T_{INT}$ . In certain conditions, the ADCINT flag can be set before the ADCRESULT value is latched. To make sure that the DMA read occurs after the ADCRESULT value has been latched, write 1 to ADCCTL1.TDMAEN to enable DMA timings.						



Table 6-22. ADC Timings in 12-bit Mode								
ADCCLK	Prescale			SYSCLK Cycles				
ADCCTL2. PRESCALE	Prescale Ratio	t <sub>EOC</sub>	t <sub>LAT</sub>	t <sub>INT</sub> (Early) <sup>(1)</sup>	t <sub>INT</sub> (Late)	t <sub>DMA</sub>		
0	1	11	13	0	11	13		
2	2	21	23	0	21	23		
3	2.5	26	28	0	26	28		
4	3	31	34	0	31	34		
5	3.5	36	39	0	36	39		
6	4	41	44	0	41	44		
7	4.5	46	49	0	46	49		
8	5	51	55	0	51	55		
9	5.5	56	60	0	56	60		
10	6	61	65	0	61	65		
11	6.5	66	70	0	66	70		
12	7	71	76	0	71	76		
13	7.5	76	81	0	76	81		
14	8	81	86	0	81	86		
15	8.5	86	91	0	86	91		

(1) By default, t<sub>INT</sub> occurs one SYSCLK cycle after the S+H window if INTPULSEPOS is 0. This can be changed by writing to the OFFSET field in the ADCINTCYCLE register.

Table 6-23. ADC	Timings	in	16-bit	Mode
-----------------	---------	----	--------	------

ADCCLK	Prescale			SYSCLK Cycles		
ADCCTL2. PRESCALE	Prescale Ratio	t <sub>EOC</sub>	t <sub>LAT</sub>	t <sub>INT</sub> (Early) <sup>(1)</sup>	t <sub>INT</sub> (Late)	t <sub>DMA</sub>
0	1	31	32	0	31	32
2	2	60	61	0	60	61
3	2.5	75	75	0	75	75
4	3	90	91	0	90	91
5	3.5	104	106	0	104	106
6	4	119	120	0	119	120
7	4.5	134	134	0	134	134
8	5	149	150	0	149	150
9	5.5	163	165	0	163	165
10	6	178	179	0	178	179
11	6.5	193	193	0	193	193
12	7	208	209	0	208	209
13	7.5	222	224	0	222	224
14	8	237	238	0	237	238
15	8.5	252	252	0	252	252

(1) By default, t<sub>INT</sub> occurs one SYSCLK cycle after the S+H window if INTPULSEPOS is 0. This can be changed by writing to the OFFSET field in the ADCINTCYCLE register.



## 6.15.3 Temperature Sensor

#### 6.15.3.1 Temperature Sensor Electrical Data and Timing

The temperature sensor can be used to measure the device junction temperature. The temperature sensor is sampled through an internal connection to the ADC and translated into a temperature through TI-provided software. When sampling the temperature sensor, the ADC must meet the acquisition time in the *Temperature Sensor Characteristics* table.

#### 6.15.3.1.1 Temperature Sensor Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
T <sub>acc</sub>	Temperature Accuracy	External reference		±15		°C
t <sub>startup</sub>	Start-up time (TSNSCTL[ENABLE] to sampling temperature sensor)			500		μs
t <sub>acq</sub>	ADC acquisition time		450			ns



# 6.15.4 Comparator Subsystem (CMPSS)

The Comparator Subsystem (CMPSS) consists of analog comparators and supporting circuits that are useful for power applications such as peak current mode control, switched-mode power supply, power factor correction, voltage trip monitoring, and so forth.

The comparator subsystem is built around a number of modules. Each subsystem contains two comparators, two reference 12-bit DACs, and two digital filters. The subsystem also includes two ramp generators. The ramp generators ramp up and down. Comparators are denoted "H" or "L" within each module where "H" and "L" represent high and low, respectively. Each comparator generates a digital output which indicates whether the voltage on the positive input is greater than the voltage on the negative input. The positive input of the comparator is driven from an external pin (see the Analog Subsystem chapter of the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual* for mux options available to the CMPSS). The negative input can be driven by an external pin or by the programmable reference 12-bit DAC. Each comparator output passes through a programmable digital filter that can remove spurious trip signals. An unfiltered output is also available if filtering is not required. Two ramp generator circuits are optionally available to control the reference 12-bit DAC values for the high and low comparators in the subsystem. The DAC along with a wrapper can be used to generate a ramp which is used for slope compensation in Peak Current Mode Control (PCMC) and other applications. The subsystem also works with the EPWM to support Diode Emulation Mode.

Each CMPSS includes:

- Two analog comparators
- Two independently programmable reference 12-bit DACs
- Dual decrementing/incrementing ramp generators
- Two digital filters with max filter clock prescale of 2<sup>24</sup>
- Ability to synchronize submodules with EPWMSYNCPER
- Ability to extend clear signal with EPWMBLANK
- Ability to synchronize output with SYSCLK
- Ability to latch output
- Ability to invert output
- Option to use hysteresis on the input
- Option for negative input of comparator to be driven by an external signal or by the reference DAC
- External connection to CMPSS filters
- Diode emulation support
- · Supports connection with ePWM for diode emulation
- Ramp generator prescaler
- · Wake-up from standby and halt LPM (Low Power Modes) triggered by CMPSS trip outputs



#### 6.15.4.1 CMPSS Connectivity Diagram





## 6.15.4.2 Block Diagram

The block diagram for the CMPSS is shown in Figure 6-45.

- CTRIPx(x= "H" or "L") signals are connected to the ePWM X-BAR for ePWM trip response. See the Enhanced Pulse Width Modulator (ePWM) chapter of the F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual for more details on the ePWM X-BAR mux configuration.
- CTRIPxOUTx(x= "H" or "L") signals are connected to the Output X-BAR for external signaling. See the General-Purpose Input/Output (GPIO) chapter of the F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual for more details on the Output X-BAR mux configuration.







Figure 6-45. CMPSS Module Block Diagram

Each reference 12-bit DAC can be configured to drive a reference voltage into the negative input of the respective comparator. Some CMPSS instances also allow the low DAC output to be routed to a pin to act as an external DAC. In this case, all other CMPSS module functionality is not useable, including the high DAC, both comparators, ramp generation, and the digital filters. The reference 12-bit DAC is illustrated in Figure 6-46.



Figure 6-46. Reference DAC Block Diagram



## 6.15.4.3 CMPSS Electrical Data and Timing

#### 6.15.4.3.1 Comparator Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TPU	Power-up time				500	μs	
Comparator inpu	t (CMPINxx) range		0		VDDA	V	
Input referred off	set error	Low common mode, inverting input set to 50mV	-20		20	mV	
		1x		12			
Hystoropia <sup>(1)</sup>		2x		24			
Hysteresis <sup>(1)</sup>		3x		36		LSB	
		4x		48			
		Step response		21	60	nc	
Response time ( output on ePWM	Allelay from CMPINX input change to X-BAR or Output X-BAR)	Ramp response (1.65V/µs)		26		115	
		Ramp response (8.25mV/µs)		30		ns	
PSRR	Power Supply Rejection Ratio	Up to 250 kHz		46		dB	
CMRR	Common Mode Rejection Ratio		40			dB	

(1) The CMPSS DAC is used as the reference to determine how much hysteresis to apply. Therefore, hysteresis will scale with the CMPSS DAC reference voltage. Hysteresis is available for all comparator input source configurations.

#### CMPSS Comparator Input Referred Offset and Hysteresis



Figure 6-47. CMPSS Comparator Input Referred Offset



Figure 6-48. CMPSS Comparator Hysteresis



## 6.15.4.3.2 CMPSS DAC Static Electrical Characteristics

## over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
CMRSS DAC output rongo	Internal reference	0		VDDA	V
CIMP 33 DAG output range	External reference	0		VDAC <sup>(4)</sup>	v
Static offset error <sup>(1)</sup>		-25		25	mV
Static gain error <sup>(1)</sup>		-2		2	% of FSR
Static DNL	Endpoint corrected	>–1		4	LSB
Static INL	Endpoint corrected	-16		16	LSB
Settling time	Settling to 1LSB after full-scale output change			1	μs
Resolution			12		bits
CMPSS DAC output disturbance <sup>(2)</sup>	Error induced by comparator trip or CMPSS DAC code change within the same CMPSS module	-100		100	LSB
CMPSS DAC disturbance time <sup>(2)</sup>				200	ns
VDAC reference voltage	When VDAC is reference	2.4	2.5 or 3.0	VDDA	V
VDAC load <sup>(3)</sup>	When VDAC is reference	6	8	10	kΩ

(1) Includes comparator input referred errors.

(2) Disturbance error may be present on the CMPSS DAC output for a certain amount of time after a comparator trip.

(3) Per active CMPSS module.

(4) The maximum output voltage is VDDA when VDAC > VDDA.

#### 6.15.4.3.3 CMPSS Illustrative Graphs



## Figure 6-49. CMPSS DAC Static Offset









# 6.15.5 Buffered Digital-to-Analog Converter (DAC)

The buffered DAC module consists of an internal 12-bit DAC and an analog output buffer that can drive an external load. For driving even higher loads than typical, a trade-off can be made between load size and output voltage swing. For the load conditions of the buffered DAC, see the *Buffered DAC Electrical Data and Timing* section. The buffered DAC is a general-purpose DAC that can be used to generate a DC voltage or AC waveforms such as sine waves, square waves, triangle waves and so forth. Software writes to the DAC value register can take effect immediately or can be synchronized with EPWMSYNCO events.

Each buffered DAC has the following features:

- 12-bit resolution
- Selectable reference voltage source
- x1 and x2 gain modes when using internal VREFHI
- Ability to synchronize with EPWMSYNCPER







## 6.15.5.1 Buffered DAC Electrical Data and Timing

## 6.15.5.1.1 Buffered DAC Operating Conditions

#### over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>L</sub>	Resistive Load <sup>(2)</sup>		5	·		kΩ
CL	Capacitive Load				100	pF
V	Valid Output Voltage Range <sup>(3)</sup>	$R_L = 5 k\Omega$	0.3		VDDA - 0.3	V
V OUT		R <sub>L</sub> = 1 kΩ	0.6		VDDA – 0.6	V
Reference Volt	age <sup>(4)</sup>	VDAC or VREFHI	2.4	2.5 or 3.0	VDDA	V

(1) Typical values are measured with VREFHI = 3.3 V and VREFLO = 0 V, unless otherwise noted. Minimum and maximum values are tested or characterized with VREFHI = 2.5 V and VREFLO = 0 V.

(2) DAC can drive a minimum resistive load of 1 k $\Omega$ , but the output range will be limited.

(3) This is the linear output range of the DAC. The DAC can generate voltages outside this range, but the output voltage will not be linear due to the buffer.

(4) For best PSRR performance, VDAC or VREFHI should be less than VDDA.

#### 6.15.5.1.2 Buffered DAC Electrical Characteristics

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
General						
Resolution				12		bits
Load Regulation	n		-1		1	mV/V
Glitch Energy				1.5		V-ns
Voltage Output	Settling Time Full-Scale	Settling to 2 LSBs after 0.3V- to-3V transition			2	μs
Voltage Output	Settling Time 1/4 <sup>th</sup> Full-Scale	Settling to 2 LSBs after 0.3V- to-0.75V transition			1.6	μs
Voltage Output	Slew Rate	Slew rate from 0.3V-to-3V transition	2.8		4.5	V/µs
		5-kΩ Load			328	ns
Load Transieni	Settling Time	1-kΩ Load			557	ns
Reference Inpu	ut Resistance <sup>(2)</sup>	VDAC or VREFHI	160	200	240	kΩ
три	Dower Lin Time	External Reference mode			500	μs
IFU		Internal Reference mode			5000	μs
DC Character	istics	· · · · · · · · · · · · · · · · · · ·				
Offset	Offset Error	Midpoint	-10		10	mV
Gain	Gain Error <sup>(3)</sup>		-2.5		2.5	% of FSR
DNL	Differential Non Linearity <sup>(4)</sup>	Endpoint corrected	-1	±0.4	1	LSB
INL	Integral Non Linearity	Endpoint corrected	-5	±2	5	LSB
AC Character	istics					
Output Noise		Integrated noise from 100 Hz to 100 kHz		600		µVrms
		Noise density at 10 kHz		800		nVrms/√Hz
SNR	Signal to Noise Ratio	1 kHz, 200 KSPS		64		dB
THD	Total Harmonic Distortion	1 kHz, 200 KSPS		-64.2		dB
SFDR	Spurious Free Dynamic Range	1 kHz, 200 KSPS		66		dB
SINAD	Signal to Noise and Distortion Ratio	1 kHz, 200 KSPS		61.7		dB



# 6.15.5.1.2 Buffered DAC Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Supply Rejection	DC		70		dB
Ratio <sup>(5)</sup>	100 kHz		30		dB

(1) Typical values are measured with VREFHI = 3.3 V and VREFLO = 0 V, unless otherwise noted. Minimum and maximum values are tested or characterized with VREFHI = 2.5 V and VREFLO = 0 V.

(2) Per active Buffered DAC module.

(3) Gain error is calculated for linear output range.

(4) The DAC output is monotonic.

(5) VREFHI = 3.2 V, VDDA = 3.3 V DC + 100 mV Sine.

202 Submit Document Feedback



# 6.16 C29x Control Peripherals

Note

For the actual number of each peripheral on a specific device, see the Device Comparison table.

# 6.16.1 Enhanced Capture (eCAP)

The features of the eCAP module include:

- Speed measurements of rotating machinery (for example, toothed sprockets sensed by way of Hall sensors)
- · Elapsed time measurements between position sensor pulses
- · Period and duty cycle measurements of pulse train signals
- · Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors

The eCAP module features described in this section include:

- 4-event time-stamp registers (each 32 bits)
- Edge polarity selection for up to four sequenced time-stamp capture events
- Interrupt on either of the four events
- Single-shot capture of up to four event time-stamps
- · Continuous mode capture of time stamps in a four-deep circular buffer
- Absolute time-stamp capture
- Difference (Delta) mode time-stamp capture
- When not used in capture mode, the eCAP module can be configured as a single-channel PWM output



## 6.16.1.1 eCAP Block Diagram



Figure 6-53. eCAP Block Diagram

**ADVANCE INFORMATION** 



## 6.16.1.2 eCAP Synchronization

The eCAP modules can be synchronized with each other by selecting a common SYNCIN source. SYNCIN source for eCAP can be either software sync-in or external sync-in. The external sync-in signal can come from EPWM, eCAP, or X-Bar. The SYNC signal is defined by the selection in the ECAPxSYNCINSEL[SEL] bit for ECAPx as shown in Figure 6-54.



Figure 6-54. eCAP Synchronization Scheme

## 6.16.1.3 eCAP Electrical Data and Timing

For an explanation of the input qualifier parameters, see the General-Purpose Input Timing Requirements table.

#### 6.16.1.3.1 eCAP Timing Requirements

			MIN	NOM	MAX	UNIT
		Asynchronous	2t <sub>c(SYSCLK)</sub>			
t <sub>w(CAP)</sub>	Capture input pulse width	Synchronous	2t <sub>c(SYSCLK)</sub>			ns
		With input qualifier	$1t_{c(SYSCLK)} + t_{w_{(IQSW)}}$			

## 6.16.1.3.2 eCAP Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>w(APWM)</sub>	Pulse duration, APWMx output high/low	20			ns



# 6.16.2 High-Resolution Capture (HRCAP)

The eCAP3 module can be configured as high-resolution capture (HRCAP) submodules. The HRCAP submodule measures the difference, in time, between pulses asynchronously to the system clock. This submodule is new to the eCAP Type 1 module, and features many enhancements over the Type 0 HRCAP module.

Applications for the HRCAP include:

- Capacitive touch applications
- · High-resolution period and duty-cycle measurements of pulse train cycles
- · Instantaneous speed measurements
- Instantaneous frequency measurements
- Voltage measurements across an isolation boundary
- Distance/sonar measurement and scanning
- Flow measurements

The HRCAP submodule includes the following features:

- Pulse-width capture in either non-high-resolution or high-resolution modes
- Absolute mode pulse-width capture
- Continuous or "one-shot" capture
- Capture on either falling or rising edge
- Continuous mode capture of pulse widths in 4-deep buffer
- Hardware calibration logic for precision high-resolution capture
- All of the resources in this list are available on any pin using the Input X-BAR.

The HRCAP submodule includes one high-resolution capture channel in addition to a calibration block. The calibration block allows the HRCAP submodule to be continually recalibrated, at a set interval, with no "down time". Because the HRCAP submodule now uses the same hardware as its respective eCAP, if the HRCAP is used, the corresponding eCAP will be unavailable.

Each high-resolution-capable channel has the following independent key resources.

- All hardware of the respective eCAP
- High-resolution calibration logic
- Dedicated calibration interrupt

# 6.16.2.1 eCAP and HRCAP Block Diagram

For the HRCAP Block Diagram, see the eCAP and HRCAP Block Diagram in the *Enhanced Capture (eCAP)* section.



## 6.16.2.2 HRCAP Electrical Data and Timing

### 6.16.2.2.1 HRCAP Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Input pulse width		110			ns
Accuracy <sup>(1) (2) (3) (4)</sup>	Measurement length ≤ 5 µs		±390	540	ps
	Measurement length > 5 µs		±450	1450	ps
Standard deviation		Ch	See HRCAP Standard Deviation aracteristics figure		
Resolution			300		ps

(1) Value obtained using an oscillator of 100 PPM, oscillator accuracy directly affects the HRCAP accuracy.

(2) Measurement is completed using rising-rising or falling-falling edges

(3) Opposite polarity edges will have an additional inaccuracy due to the difference between V<sub>IH</sub> and V<sub>IL</sub>. This effect is dependent on the signal's slew rate.

(4) Accuracy only applies to time-converted measurements.

## 6.16.2.2.2 HRCAP Figure and Graph



- A. The HRCAP has some variation in performance, this results in a probability distribution which is described using the following terms:
  - Accuracy: The time difference between the input signal and the mean of the HRCAP's distribution.
  - Precision: The width of the HRCAP's distribution, this is given as a standard deviation.
  - Resolution: The minimum measurable increment.

# Figure 6-55. HRCAP Accuracy Precision and Resolution

Copyright © 2024 Texas Instruments Incorporated







A. Typical core conditions: All peripheral clocks are enabled.

B. Noisy core supply: All core clocks are enabled and disabled with a regular period during the measurement.

C. Fluctuations in current and voltage on the 1.2-V rail cause the standard deviation of the HRCAP to rise. Care should be taken to ensure that the 1.2-V supply is clean, and that noisy internal events, such as enabling and disabling clock trees, have been minimized while using the HRCAP.

Figure 6-56. HRCAP Standard Deviation Characteristics



## 6.16.3 Enhanced Pulse Width Modulator (ePWM)

The ePWM peripheral is a key element in controlling many of the power electronic systems found in both commercial and industrial equipment. The ePWM type-4 module is able to generate complex pulse width waveforms with minimal CPU overhead by building the peripheral up from smaller modules with separate resources that can operate together to form a system. Some of the highlights of the ePWM type-4 module include complex waveform generation, dead-band generation, a flexible synchronization scheme, advanced trip-zone functionality, and global register reload capabilities. ePWM type-5 enhancements include expansion of sync chain options, link and global load pulse selection flexibility, XCMP complex waveform generation, event capture capability, addition of diode emulation submodule and minimum dead-band and illegal combo logic submodule, and event trigger submodule enhancements to allow for unevenly spaced over-sampling of ePWM period.

The ePWM and eCAP synchronization scheme on the device provides flexibility in partitioning the ePWM and eCAP modules and allows localized synchronization within the modules.

Figure 6-57 shows the ePWM module. Figure 6-58 shows the ePWM trip input connectivity.

#### **F29H859TU-Q1, F29H850TU** SPRSP93 – NOVEMBER 2024





A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs.

# Figure 6-57. ePWM Submodules and Critical Internal Signal Interconnects





Figure 6-58. ePWM Trip Input Connectivity



## 6.16.3.1 Control Peripherals Synchronization

The ePWM and eCAP synchronization scheme on the device provides flexibility in partitioning the ePWM and eCAP modules and allows localized synchronization within the modules. Figure 6-59 shows the synchronization scheme.



Figure 6-59. Synchronization Chain Architecture



## 6.16.3.2 ePWM Electrical Data and Timing

For an explanation of the input qualifier parameters, see the General-Purpose Input Timing Requirements table.

## 6.16.3.2.1 ePWM Timing Requirements

		MIN	MAX	UNIT	
t <sub>w(SYNCIN)</sub>	Sync input pulse width	Asynchronous	2t <sub>c(EPWMCLK)</sub>		
		Synchronous	2t <sub>c(EPWMCLK)</sub>		cycles
		With input qualifier	$1t_{c(EPWMCLK)} + t_{w(IQSW)}$		

#### 6.16.3.2.2 ePWM Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER <sup>(1)</sup>		MIN	MAX	UNIT
t <sub>w(PWM)</sub>	Pulse duration, PWMx output high/low	20		ns
t <sub>w(SYNCOUT)</sub>	Sync output pulse width	8t <sub>c(SYSCLK)</sub>		cycles
t <sub>d(TZ-PWM)</sub>	Delay time, trip input active to PWM forced high Delay time, trip input active to PWM forced low Delay time, trip input active to PWM Hi-Z		30	ns
tskew	Skew of all ePWM outputs (Shortest Path) <sup>(2)</sup>		5.1	ns
tskew	Skew of all ePWM outputs (Longest Path) <sup>(2)</sup>		8.9	ns
tskew	Skew of all ePWM outputs through HRPWM (Shortest Path) <sup>(2)</sup>		5.1	ns
tskew	Skew of all ePWM outputs through HRPWM (Longest Path) <sup>(2)</sup>		8.9	ns

(1) 20-pF load on pin.

(2) The EPWMs have a similar configuration.

#### 6.16.3.2.3 Trip-Zone Input Timing

For an explanation of the input qualifier parameters, see the *General-Purpose Input Timing Requirements* table.

## 6.16.3.2.3.1 PWM Hi-Z Characteristics Timing Diagram



- A.  $\overline{TZ}$ :  $\overline{TZ1}$ ,  $\overline{TZ2}$ ,  $\overline{TZ3}$ , TRIP1–TRIP12
- B. PWM refers to all the PWM pins in the device. The state of the PWM pins after TZ is taken high depends on the PWM recovery software.

## Figure 6-60. PWM Hi-Z Characteristics



# 6.16.4 External ADC Start-of-Conversion Electrical Data and Timing

6.16.4.1 External ADC Start-of-Conversion Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN MAX	UNIT
t <sub>w(ADCSOCL)</sub>	Pulse duration, ADCSOCxO low	32t <sub>c(SYSCLK)</sub>	cycles

## 6.16.4.2 ADCSOCAO or ADCSOCBO Timing Diagram

	 t <sub>w(ADCSOCL)</sub>
ADCSOCAO or ADCSOCBO	

Figure 6-61. ADCSOCAO or ADCSOCBO Timing



# 6.16.5 High-Resolution Pulse Width Modulator (HRPWM)

The HRPWM combines multiple delay lines in a single module and a simplified calibration system by using a dedicated calibration delay line. For each ePWM module, there are two HR outputs:

- · HR Duty and Deadband control on Channel A
- · HR Duty and Deadband control on Channel B

The HRPWM module offers PWM resolution (time granularity) that is significantly better than what can be achieved using conventionally derived digital PWM methods. The key points for the HRPWM module are:

- Significantly extends the time resolution capabilities of conventionally derived digital PWM
- This capability can be used in both single edge (duty cycle and phase-shift control) as well as dual edge control for frequency/period modulation.
- Finer time granularity control or edge positioning is controlled through extensions to the Compare A, B, phase, period and deadband registers of the ePWM module.

## 6.16.5.1 HRPWM Electrical Data and Timing

#### 6.16.5.1.1 High-Resolution PWM Characteristics

PARAMETER	MIN	TYP	MAX	UNIT
Micro Edge Positioning (MEP) step size <sup>(1)</sup>	43	100	152	ps

(1) The MEP step size will be largest at high temperature and minimum voltage on V<sub>DD</sub>. MEP step size will increase with higher temperature and lower voltage and decrease with lower temperature and higher voltage.

Applications that use the HRPWM feature should use MEP Scale Factor Optimizer (SFO) estimation software functions. See the TI software libraries for details of using SFO functions in end applications. SFO functions help to estimate the number of MEP steps per SYSCLK period dynamically while the HRPWM is in operation.



# 6.16.6 Enhanced Quadrature Encoder Pulse (eQEP)

The eQEP module on this device is Type-2. The eQEP interfaces directly with linear or rotary incremental encoders to obtain position, direction, and speed information from rotating machines used in high-performance motion and position control systems.

The eQEP peripheral contains the following major functional units (see Figure 6-62):

- Programmable input qualification for each pin (part of the GPIO MUX)
- Quadrature decoder unit (QDU)
- Position counter and control unit for position measurement (PCCU)
- Quadrature edge-capture unit for low-speed measurement (QCAP)
- Unit time base for speed/frequency measurement (UTIME)
- Watchdog timer for detecting stalls (QWDOG)
- Quadrature Mode Adapter (QMA)



Copyright © 2017, Texas Instruments Incorporated

Figure 6-62. eQEP Block Diagram


### 6.16.6.1 eQEP Electrical Data and Timing

For an explanation of the input qualifier parameters, see the General-Purpose Input Timing Requirements table.

### 6.16.6.1.1 eQEP Timing Requirements

			MIN MA	
t <sub>w(QEPP)</sub>	QEP input period	Synchronous <sup>(1)</sup>	2t <sub>c(SYSCLK)</sub>	cycles
t <sub>w(QEPP)</sub>	QEP input period	Synchronous with input qualifier	$2[1t_{c(SYSCLK)} + t_{w(IQSW)}]$	cycles
t <sub>w(INDEXH)</sub>	QEP Index Input High time	Synchronous <sup>(1)</sup>	2t <sub>c(SYSCLK)</sub>	cycles
t <sub>w(INDEXH)</sub>	QEP Index Input High time	Synchronous with input qualifier	$2t_{c(SYSCLK)} + t_{w(IQSW)}$	cycles
t <sub>w(INDEXL)</sub>	QEP Index Input Low time	Synchronous <sup>(1)</sup>	2t <sub>c(SYSCLK)</sub>	cycles
t <sub>w(INDEXL)</sub>	QEP Index Input Low time	Synchronous with input qualifier	$2t_{c(SYSCLK)} + t_{w(IQSW)}$	cycles
t <sub>w(STROBH)</sub>	QEP Strobe High time	Synchronous <sup>(1)</sup>	2t <sub>c(SYSCLK)</sub>	cycles
t <sub>w(STROBH)</sub>	QEP Strobe High time	Synchronous with input qualifier	$2t_{c(SYSCLK)} + t_{w(IQSW)}$	cycles
t <sub>w(STROBL)</sub>	QEP Strobe Input Low time	Synchronous <sup>(1)</sup>	2t <sub>c(SYSCLK)</sub>	cycles
t <sub>w(STROBL)</sub>	QEP Strobe Input Low time	Synchronous with input qualifier	$2t_{c(SYSCLK)} + t_{w(IQSW)}$	cycles

(1) The GPIO GPxQSELn Asynchronous mode should not be used for eQEP module input pins.

### 6.16.6.1.2 eCAP Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	ТҮР	MAX	UNIT
t <sub>w(APWM)</sub>	Pulse duration, APWMx output high/low	20			ns



# 6.16.7 Sigma-Delta Filter Module (SDFM)

SDFM features include:

- · Eight external pins per SDFM module
  - Four sigma-delta data input pins per SDFM module (SD-Dx, where x = 1 to 4)
  - Four sigma-delta clock input pins per SDFM module (SD-Cx, where x = 1 to 4)
- Different configurable modulator clock modes supported:
  - Mode 0: Modulator clock rate equals the modulator data rate.
- Four independent, configurable secondary filter (comparator) units per SDFM module:
  - Four different filter type selection (Sinc1/Sinc2/SincFast/Sinc3) options available
  - Ability to detect over-value condition, under-value condition, and Threshold-crossing conditions
    - 1. Two independent Higher Threshold comparators (used to detect over-value condition)
    - 2. Two independent Lower Threshold comparators (used to detect under-value condition)
    - 3. One independent Threshold-Crossing comparator (used to measure duty cycle/frequency with eCAP)
  - OSR value for comparator filter unit (COSR) programmable from 1 to 32
- Four independent configurable primary filter (data filter) units per SDFM module:
  - Four different filter type selection (Sinc1/Sinc2/SincFast/Sinc3) options available
  - OSR value for data filter unit (DOSR) programmable from 1 to 256
  - Ability to enable or disable (or both) individual filter module
  - Ability to synchronize all four independent filters of an SDFM module by using the Main Filter Enable (MFE) bit or by using PWM signals
- Data filter output can be represented in either 16 bits or 32 bits.
- Data filter unit has a programmable mode FIFO to reduce interrupt overhead. The FIFO has the following features:
  - The primary filter (data filter) has a 16-deep x 32-bit FIFO.
  - The FIFO can interrupt the CPU after programmable number of data-ready events.
  - FIFO Wait-for-Sync feature: Ability to ignore data-ready events until the PWM synchronization signal (SDSYNC) is received. Once the SDSYNC event is received, the FIFO is populated on every data-ready event.
  - Data filter output can be represented in either 16 bits or 32 bits.
- PWMx.SOCA/SOCB can be configured to serve as SDSYNC source on a per-data-filter-channel basis.
- PWMs can be used to generate a modulator clock for sigma-delta modulators.
- Configurable Input Qualification available for both SD-Cx and SD-Dx
- · Ability to use one filter channel clock (SD-C1) to provide clock to other filter clock channels.
- Configurable digital filter available on comparator filter events to blank out comparator events caused by spurious noise

Figure 6-63 shows the SDFM module block diagram.





Figure 6-63. Sigma Delta Filter Module (SDFM) Block Diagram



# 6.16.7.1 SDFM Electrical Data and Timing

# 6.16.7.1.1 SDFM Electrical Data and Timing (Synchronized GPIO)

Note

The SDFM Synchronized GPIO (SYNC) option provides protection against SDFM module corruption due to occasional random noise glitches on the SDx\_Cy pin that may result in a false comparator trip and filter output.

The SDFM Synchronized GPIO (SYNC) mode does not provide protection against persistent violations of the above timing requirements. Timing violations will result in data corruption proportional to the number of bits which violate the requirements.

# 6.16.7.1.2 SDFM Electrical Data and Timing (Using ASYNC)

The *SDFM Timing Requirements When Using Asynchronous GPIO ASYNC Option* table lists the SDFM timing requirements. The following configurations should be made:

- SDFM GPIO pins should be configured in ASYNC mode only (using GPYQSELn = 0b11).
- Both SDx-Cy and SDx-Dy signals need to be synchronized to PLLRAWCLK (using SDCTLPARMx registers).

Figure 6-64 shows the SDFM timing diagram.

# 6.16.7.1.2.1 SDFM Timing Requirements When Using Asynchronous GPIO ASYNC Option

		MIN	MAX	UNIT
Mode 0				
t <sub>c(SDC)M0</sub>	Cycle time, SDx_Cy	4 * t <sub>c(PLLRAWCLK)</sub>	256 * SYSCLK period	ns
t <sub>w(SDDHL)M0</sub>	Pulse duration, SDx_Dy (high / Low)	2 * t <sub>c(PLLRAWCLK)</sub>		ns
t <sub>su(SDDV-SDCH)M0</sub>	Setup time, SDx_Dy valid before SDx_Cy goes high	1 * t <sub>c(PLLRAWCLK)</sub> + 3		ns
t <sub>h(SDCH-SDD)M0</sub>	Hold time, SDx_Dy wait after SDx_Cy goes high	1 * t <sub>c(PLLRAWCLK)</sub> + 3		ns

### 6.16.7.1.2.2 SDFM Timing Requirements When Using Synchronous GPIO SYNC Option

		MIN	MAX	UNIT
Mode 0				
t <sub>c(SDC)M0</sub>	Cycle time, SDx_Cy	5 * SYSCLK period	256 * SYSCLK period	ns
t <sub>w(SDDHL)M0</sub>	Pulse duration, SDx_Dy (high / Low)	2 * SYSCLK period		ns
t <sub>su(SDDV-SDCH)M0</sub>	Setup time, SDx_Dy valid before SDx_Cy goes high	2 * SYSCLK period		ns
t <sub>h(SDCH-SDD)M0</sub>	Hold time, SDx_Dy wait after SDx_Cy goes high	2 * SYSCLK period		ns

### 6.16.7.1.3 SDFM Timing Diagram

### WARNING

Special precautions should be taken on both SD-Cx and SD-Dx signals to ensure a clean and noise-free signal that meets SDFM timing requirements. Precautions such as series termination resistors for ringing noise due to any impedance mismatch of clock driver and spacing of traces from other noisy signals are recommended.



# Note

The SDFM SD-Cx and SD-Dx signals, when synchronized to PLLRAWCLK, provide protection against SDFM module corruption due to occasional random noise glitches that may result in a false comparator trip and filter output. However, the signals do not provide protection against persistent violations of the above timing requirements. Timing violations will result in data corruption proportional to the number of bits which violate the requirements.



Figure 6-64. SDFM Timing Diagram – Mode 0



# 6.17 C29x Communications Peripherals

#### Note

TI is transitioning to use more inclusive terminology. Some language may be different than what you would expect to see for certain technology areas.

#### Note

For the actual number of each peripheral on a specific device, see the Device Comparison table.

### 6.17.1 Modular Controller Area Network (MCAN)

The Controller Area Network (CAN) is a serial communications protocol that efficiently supports distributed real-time control with a high level of reliability. CAN has high immunity to electrical interference and the ability to detect various type of errors. In CAN, many short messages are broadcast to the entire network, which provides data consistency in every node of the system.

The MCAN module supports both classic CAN and CAN FD (CAN with flexible data-rate) protocols. The CAN FD feature allows higher throughput and increased payload per data frame. Classic CAN and CAN FD devices may coexist on the same network without any conflict provided that partial network transceivers, which can detect and ignore CAN FD without generating bus errors, are used by the classic CAN devices. The MCAN module is compliant to ISO 11898-1:2015.

### Note

The availability of the CAN FD feature is dependent on the device's part number.



Figure 6-65. MCAN Module Overview



The MCAN module implements the following features:

- Conforms with CAN Protocol 2.0 A, B and ISO 11898-1:2015
- Full CAN FD support (up to 64 data bytes)
- AUTOSAR and SAE J1939 support
- Flexible Message RAM allocation (maximum configuration below is for a device with 4352 32-bit word message RAM)
  - Up to 32 dedicated transmit buffers
  - Configurable transmit FIFO, up to 32 elements
  - Configurable transmit queue, up to 32 elements
  - Configurable transmit Event FIFO, up to 32 elements
  - Up to 64 dedicated receive buffers
  - Two configurable receive FIFOs, up to 64 elements each
  - Up to 128 filter elements
- Loop-back mode for self-test
- Maskable interrupt (two configurable interrupt lines, correctable ECC, counter overflow and clock stop/ wakeup)
- Non-maskable interrupt (uncorrectable ECC)
- Two clock domains (CAN clock/host clock)
- ECC check for Message RAM
- Clock stop and wake-up support
- Timestamp counter

Non-supported features:

- Host bus firewall
- Clock calibration
- Debug over CAN



# 6.17.2 Fast Serial Interface (FSI)

The Fast Serial Interface (FSI) module is a serial communication peripheral capable of reliable and robust high-speed communications. The FSI is designed to ensure data robustness across many system conditions such as chip-to-chip as well as board-to-board across an isolation barrier. Payload integrity checks such as CRC, start- and end-of-frame patterns, and user-defined tags, are encoded before transmit and then verified after receipt without additional CPU interaction. Line breaks can be detected using periodic transmissions, all managed and monitored by hardware. The FSI is also tightly integrated with other control peripherals on the device. To ensure that the latest sensor data or control parameters are available, frames can be transmitted on every control loop period. An integrated skew-compensation block has been added on the receiver to handle skew that may occur between the clock and data signals due to a variety of factors, including trace-length mismatch and skews induced by an isolation chip. With embedded data robustness checks, data-link integrity checks, skew compensation, and integration with control peripherals, the FSI can enable high-speed, robust communication in any system. These and many other features of the FSI follow.

The FSI module includes the following features:

- · Independent transmitter and receiver cores
- Source-synchronous transmission
- Dual data rate (DDR)
- One or two data lines
- Programmable data length
- · Skew adjustment block to compensate for board and system delay mismatches
- Frame error detection
- Programmable frame tagging for message filtering
- Hardware ping to detect line breaks during communication (ping watchdog)
- Two interrupts per FSI core
- Externally triggered frame generation
- Hardware- or software-calculated CRC
- Embedded ECC computation module
- Register write protection
- DMA support
- SPI compatibility mode (limited features available)

Operating the FSI at maximum speed (60 MHz) at dual data rate (120Mbps) may require the integrated skew compensation block to be configured according to the specific operating conditions on a case-by-case basis. The *Fast Serial Interface (FSI) Skew Compensation* Application Note provides example software on how to configure and set up the integrated skew compensation block on the Fast Serial Interface.

The FSI consists of independent transmitter (FSITX) and receiver (FSIRX) cores. The FSITX and FSIRX cores are configured and operated independently. The features available on the FSITX and FSIRX are described in the *FSI Transmitter* section and the *FSI Receiver* 



### 6.17.2.1 FSI Transmitter

The FSI transmitter module handles the framing of data, CRC generation, signal generation of TXCLK, TXD0, and TXD1, as well as interrupt generation. The operation of the transmitter core is controlled and configured through programmable control registers. The transmitter control registers let the CPU program, control, and monitor the operation of the FSI transmitter. The transmit data buffer is accessible by the CPU and the DMA.

The transmitter has the following features:

- Automated ping frame generation
- Externally triggered ping frames
- Externally triggered data frames
- · Software-configurable frame lengths
- 16-word data buffer
- Data buffer underrun and overrun detection
- Hardware-generated CRC on data bits
- Software ECC calculation on select data
- DMA support

Figure 6-66 shows the FSITX CPU interface. Figure 6-67 shows the high-level block diagram of the FSITX. Not all data paths and internal connections are shown. This diagram provides a high-level overview of the internal modules present in the FSITX.



A. The signals connected to the trigger muxes are described in the *External Frame Trigger Mux* section of the Fast Serial Interface (FSI) chapter in the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual*.

# Figure 6-66. FSITX CPU Interface







# 6.17.2.1.1 FSITX Electrical Data and Timing

# 6.17.2.1.1.1 FSITX Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

NO.		PARAMETER <sup>(1)</sup>	MIN	MAX	UNIT
1	t <sub>c(TXCLK)</sub>	Cycle time, TXCLK	16.67		ns
2	t <sub>w(TXCLK)</sub>	Pulse width, TXCLK low or TXCLK high	(0.5t <sub>c(TXCLK)</sub> ) – 1	(0.5t <sub>c(TXCLK)</sub> ) + 1	ns
3	t <sub>d(TXCLK-TXD)</sub>	Delay time, TXCLK rising or falling toTXD valid	$(0.25t_{c(TXCLK)}) - 2$	(0.25t <sub>c(TXCLK)</sub> ) + 2	ns
4	t <sub>d(TXCLK)</sub>	TXCLK delay compensation at TX_DLYLINE_CTRL[TXCLK_DLY]=31	9.95	30	ns
5	t <sub>d(TXD0)</sub>	TXD0 delay compensation at TX_DLYLINE_CTRL[TXD0_DLY]=31	9.95	30	ns
6	t <sub>d(TXD1)</sub>	TXD1 delay compensation at TX_DLYLINE_CTRL[TXD1_DLY]=31	9.95	30	ns
7	t <sub>d(DELAY_ELEMENT)</sub>	Incremental delay of each delay line element for TXCLK, TXD0, and TXD1	0.29	1	ns

(1) 10-pF load on pin.



### 6.17.2.1.1.2 FSITX Timings







# 6.17.2.2 FSI Receiver

The receiver module interfaces to the FSI clock (RXCLK), and data lines (RXD0 and RXD1) after they pass through an optional programmable delay line. The receiver core handles the data framing, CRC computation, and frame-related error checking. The receiver bit clock and state machine are run by the RXCLK input, which is asynchronous to the device system clock.

The receiver control registers let the CPU program, control, and monitor the operation of the FSIRX. The receive data buffer is accessible by the CPU, and the DMA.

The receiver core has the following features:

- 16-word data buffer
- Multiple supported frame types
- Ping frame watchdog
- Frame watchdog
- · CRC calculation and comparison in hardware
- ECC detection
- Programmable delay line control on incoming signals
- DMA support
- SPI compatibility mode

Figure 6-69 shows the FSIRX CPU interface. Figure 6-70 provides a high-level overview of the internal modules present in the FSIRX. Not all data paths and internal connections are shown.



Figure 6-69. FSIRX CPU Interface





# Figure 6-70. FSIRX Block Diagram

# 6.17.2.2.1 FSIRX Electrical Data and Timing

### 6.17.2.2.1.1 FSIRX Timing Requirements

NO.			MIN	MAX	UNIT
1	t <sub>c(RXCLK)</sub>	Cycle time, RXCLK	19.417		ns
2	t <sub>w(RXCLK)</sub>	Pulse width, RXCLK low or RXCLK high.	$0.35t_{c(RXCLK)}$	0.65t <sub>c(RXCLK)</sub>	ns
3	t <sub>su(RXCLK-RXD)</sub>	Setup time with respect to RXCLK, applies to both edges of the clock	1.7		ns
4	t <sub>h(RXCLK-RXD)</sub>	Hold time with respect to RXCLK, applies to both edges of the clock	2		ns

### 6.17.2.2.1.2 FSIRX Switching Characteristics

NO.		PARAMETER <sup>(1)</sup>	MIN	MAX	UNIT
1	t <sub>d(RXCLK)</sub>	RXCLK delay compensation at RX_DLYLINE_CTRL[RXCLK_DLY]=31	9.7	30	ns
2	t <sub>d(RXD0)</sub>	RXD0 delay compensation at RX_DLYLINE_CTRL[RXD0_DLY]=31	9.7	30	ns
3	t <sub>d(RXD1)</sub>	RXD1 delay compensation at RX_DLYLINE_CTRL[RXD1_DLY]=31	9.7	30	ns
4	t <sub>d(DELAY_ELEMENT)</sub>	Incremental delay of each delay line element for RXCLK, RXD0, and RXD1	0.29	1	ns
TDM1	t <sub>skew(TDM_CLK-TDM_Dx )</sub>	Delay skew introduced between RXCLK- TDM_CLK delay and RXDx-TDM_Dx delays	-3	3	ns
TDM1	t <sub>d(RXCLK-TDM_CLK)</sub>	Delay time, RXCLK input to TDM_CLK output	2	19.5	ns
TDM2	t <sub>d(RXD0-TXD0)</sub>	Delay time, RXD0 input to TXD0 output	2	19.5	ns
TDM3	t <sub>d(RXD1-TXD1)</sub>	Delay time, RXD1 input to TXD1 output	2	19.5	ns

(1) 10-pF load on pin.

**ADVANCE INFORMATION** 



### 6.17.2.2.1.3 FSIRX Timings







### 6.17.2.3 FSI SPI Compatibility Mode

The FSI supports a SPI compatibility mode to enable communication with programmable SPI devices. In this mode, the FSI transmits its data in the same manner as a SPI in a single clock configuration mode. While the FSI is able to physically interface with a SPI in this mode, the external device must be able to encode and decode an FSI frame to communicate successfully. This is because the FSI transmits all SPI frame phases with the exception of the preamble and postamble. The FSI provides the same data validation and frame checking as if it was in standard FSI mode, allowing for more robust communication without consuming CPU cycles. The external SPI is required to send all relevant information and can access standard FSI features such as the ping frame watchdog on the FSIRX, frame tagging, or custom CRC values. The list of features of SPI compatibility mode follows:

- Data will transmit on rising edge and receive on falling edge of the clock.
- Only 16-bit word size is supported.
- TXD1 will be driven like an active-low chip-select signal. The signal will be low for the duration of the full frame transmission.
- No receiver chip-select input is required. RXD1 is not used. Data is shifted into the receiver on every active clock edge.
- No preamble or postamble clocks will be transmitted. All signals return to the idle state after the frame phase is finished.
- It is not possible to transmit in the SPI peripheral configuration because the FSI TXCLK cannot take an external clock source.

### 6.17.2.3.1 FSITX SPI Signaling Mode Electrical Data and Timing

Special timings are not required for the FSIRX in SPI signaling mode. FSIRX timings listed in the *FSIRX Timing Requirements* table are applicable in SPI compatibility mode. Setup and Hold times are only valid on the falling edge of FSIRXCLK because this is the active edge in SPI signaling mode.

### 6.17.2.3.1.1 FSITX SPI Signaling Mode Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

NO.		PARAMETER <sup>(1)</sup>	MIN	MAX	UNIT
1	t <sub>c(TXCLK)</sub>	Cycle time, TXCLK	19.417		ns
2	t <sub>w(TXCLK)</sub>	Pulse width, TXCLK low or TXCLK high	(0.5t <sub>c(TXCLK)</sub> ) – 1	$(0.5t_{c(TXCLK)}) + 1$	ns
3	t <sub>d(TXCLKH-TXD0)</sub>	Delay time, TXD0 valid after TXCLK high		3	ns
4	t <sub>d(TXD1-TXCLK)</sub>	Delay time, TXCLK high after TXD1 low	t <sub>w(TXCLK)</sub> – 3		ns
5	t <sub>d(TXCLK-TXD1)</sub>	Delay time, TXD1 high after TXCLK low	t <sub>w(TXCLK)</sub>		ns

(1) 10-pF load on pin

### 6.17.2.3.1.2 FSITX SPI Signaling Mode Timings



Figure 6-72. FSITX SPI Signaling Mode Timings



# 6.17.3 Inter-Integrated Circuit (I2C)

The I2C module has the following features:

- Compliance with the NXP Semiconductors I<sup>2</sup>C-bus specification (version 2.1):
  - Support for 8-bit format transfers
  - 7-bit and 10-bit addressing modes
  - General call
  - START byte mode
  - Support for multiple controller-transmitters and target-receivers
  - Support for multiple target-transmitters and controller-receivers
  - Combined controller transmit/receive and receive/transmit mode
  - Data transfer rate from 10Kbps up to 400Kbps (Fast-mode)
- Supports voltage thresholds compatible to:
- One 16-byte receive FIFO and one 16-byte transmit FIFO
- Supports two interrupts
  - I2Cx interrupt Any of the below conditions can be configured to generate an I2Cx interrupt:
    - Transmit Ready
    - Receive Ready
    - Register-Access Ready
    - No-Acknowledgment
    - Arbitration-Lost
    - Stop Condition Detected
    - Addressed-as-Target
  - I2Cx\_FIFO interrupts:
    - Transmit FIFO interrupt
    - Receive FIFO interrupt
  - Module enable and disable capability
- Free data format mode

Figure 6-73 shows how the I2C peripheral module interfaces within the device.





Figure 6-73. I2C Peripheral Module Interfaces



#### 6.17.3.1 I2C Electrical Data and Timing

Note

To meet all of the I2C protocol timing specifications, the I2C module clock must be configured in the range from 7 MHz to 12 MHz.

A pullup resistor must be chosen to meet the I2C standard timings. In most circumstances, 2.2 k $\Omega$  of total bus resistance to VDDIO is sufficient. For evaluating pullup resistor values for a particular design, see the *I2C Bus Pullup Resistor Calculation* Application Note.

### 6.17.3.1.1 I2C Timing Requirements

NO.			MIN	MAX	UNIT
Standard	d mode	· · · · · ·			
Т0	f <sub>mod</sub>	I2C module frequency	7	12	MHz
T1	t <sub>h(SDA-SCL)</sub> START	Hold time, START condition, SCL fall delay after SDA fall	4.0		μs
Т2	t <sub>su(SCL-SDA)START</sub> Setup time, Repeated START, SCL rise before SDA fall delay 4.0			μs	
Т3	t <sub>h(SCL-DAT)</sub>	Hold time, data after SCL fall	0		μs
T4	t <sub>su(DAT-SCL)</sub>	Setup time, data before SCL rise	250		ns
T5	t <sub>r(SDA)</sub>	Rise time, SDA		1000	ns
Т6	t <sub>r(SCL)</sub>	Rise time, SCL		1000	ns
Т7	t <sub>f(SDA)</sub>	Fall time, SDA		300	ns
Т8	t <sub>f(SCL)</sub>	Fall time, SCL		300	ns
Т9	t <sub>su(SCL-SDA)STOP</sub>	Setup time, STOP condition, SCL rise before SDA rise delay	4.0		μs
T10	t <sub>w(SP)</sub>	Pulse duration of spikes that will be suppressed by filter	0	50	ns
T11	C <sub>b</sub>	capacitance load on each bus line		400	pF
Fast mo	de	· · · ·			
Т0	f <sub>mod</sub>	I2C module frequency	7	12	MHz
T1	t <sub>h(SDA-SCL)</sub> START	Hold time, START condition, SCL fall delay after SDA fall	0.6		μs
T2	t <sub>su(SCL-SDA)START</sub>	Setup time, Repeated START, SCL rise before SDA fall delay	0.6		μs
Т3	t <sub>h(SCL-DAT)</sub>	Hold time, data after SCL fall	0		μs
T4	t <sub>su(DAT-SCL)</sub>	Setup time, data before SCL rise	100		ns
Т5	t <sub>r(SDA)</sub>	Rise time, SDA	20	300	ns
Т6	t <sub>r(SCL)</sub>	Rise time, SCL	20	300	ns
Т7	t <sub>f(SDA)</sub>	Fall time, SDA	11.4	300	ns
Т8	t <sub>f(SCL)</sub>	Fall time, SCL	11.4	300	ns
Т9	t <sub>su(SCL-SDA)STOP</sub>	Setup time, STOP condition, SCL rise before SDA rise delay	0.6		μs
T10	t <sub>w(SP)</sub>	Pulse duration of spikes that will be suppressed by filter	0	50	ns
T11	C <sub>b</sub>	capacitance load on each bus line		400	pF



# 6.17.3.1.2 I2C Switching Characteristics

over recommended operating conditions (unless otherwise noted)

NO.		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Standar	d mode					
S1	f <sub>SCL</sub>	SCL clock frequency		0	100	kHz
S2	T <sub>SCL</sub>	SCL clock period		10		μs
S3	t <sub>w(SCLL)</sub>	Pulse duration, SCL clock low		4.7		μs
S4	t <sub>w(SCLH)</sub>	Pulse duration, SCL clock high		4.0		μs
S5	t <sub>BUF</sub>	Bus free time between STOP and START conditions		4.7		μs
S6	t <sub>v(SCL-DAT)</sub>	Valid time, data after SCL fall			3.45	μs
S7	t <sub>v(SCL-ACK)</sub>	Valid time, Acknowledge after SCL fall			3.45	μs
S8	lı –	Input current on pins	$0.1 V_{bus} < V_i < 0.9 V_{bus}$	-10	10	μA
Fast mo	de					
S1	f <sub>SCL</sub>	SCL clock frequency		0	400	kHz
S2	T <sub>SCL</sub>	SCL clock period		2.5		μs
S3	t <sub>w(SCLL)</sub>	Pulse duration, SCL clock low		1.3		μs
S4	t <sub>w(SCLH)</sub>	Pulse duration, SCL clock high		0.6		μs
S5	t <sub>BUF</sub>	Bus free time between STOP and START conditions		1.3		μs
S6	t <sub>v(SCL-DAT)</sub>	Valid time, data after SCL fall			0.9	μs
S7	t <sub>v(SCL-ACK)</sub>	Valid time, Acknowledge after SCL fall		i	0.9	μs
S8	II.	Input current on pins	0.1 V <sub>bus</sub> < V <sub>i</sub> < 0.9 V <sub>bus</sub>	-10	10	μA

# 6.17.3.1.3 I2C Timing Diagram



Figure 6-74. I2C Timing Diagram



# 6.17.4 Power Management Bus (PMBus) Interface

The PMBus module has the following features:

- Compliance with the SMI Forum PMBus Specification (Part I v1.0 and Part II v1.1)
- Supports voltage thresholds compatible to:
  - PMBus and below
  - SMBus and below
- Support for controller and target
- Support for I2C mode
- Support for speeds:
  - Standard Mode: Up to 100 kHz
  - Fast Mode: 400 kHz
- Packet error checking

٠

- CONTROL and ALERT signals
- Clock high and low time-outs
- · Four-byte transmit and receive buffers
- One maskable interrupt, which can be generated by several conditions:
  - Receive data ready
  - Transmit buffer empty
  - Target address received
  - End of message
  - ALERT input asserted
  - Clock low time-out
  - Clock high time-out
  - Bus free



Figure 6-75. PMBus Block Diagram



### 6.17.4.1 PMBus Electrical Data and Timing

#### 6.17.4.1.1 PMBus Electrical Characteristics

#### over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>IL</sub>	Valid low-level input voltage			0.8	V
V <sub>IH</sub>	Valid high-level input voltage		2.1	VDDIO	V
V <sub>OL</sub>	Low-level output voltage	At I <sub>pullup</sub> = 4 mA		0.4	V
I <sub>OL</sub>	Low-level output current	$V_{OL} \le 0.4 V$	4		mA
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter		0	50	ns
li	Input leakage current on each pin	0.1 Vbus < Vi < 0.9 Vbus	-10	10	μA
C <sub>i</sub>	Capacitance on each pin			10	pF

### 6.17.4.1.2 PMBus Fast Plus Mode Switching Characteristics

### over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
F <sub>mod</sub>	PMBus Module Clock Frequency <sup>(2)</sup>		20	25	MHz
£		3.3V Nominal Bus Voltage	10	1000 <sup>(3)</sup>	kHz
ISCL	SCL Clock frequency	5.0V Nominal Bus Voltage	10	1000 <sup>(4)</sup>	kHz
t <sub>BUF</sub>	Bus free time between STOP and START conditions		0.5		μs
t <sub>HD;STA</sub>	START condition hold time SDA fall to SCL fall delay		0.26		μs
t <sub>SU;STA</sub>	Repeated START setup time SCL rise to SDA fall delay		0.26		μs
t <sub>SU;STO</sub>	STOP condition setup time SCL rise to SDA rise delay		0.26		μs
	Data hold time after SCL fall		300		ns
t <sub>HD;DAT</sub>	Data hold time after SCL fall PMBCTRL_ZH_EN = 1 <sup>(1)</sup>		0		ns
t <sub>SU;DAT</sub>	Data setup time before SCL rise		50		ns
t <sub>Timeout</sub>	Clock low time-out		25	35	ms
t <sub>LOW</sub>	Low period of the SCL clock		0.5		μs
t <sub>HIGH</sub>	High period of the SCL clock		0.26	50	μs
t <sub>LOW;SEXT</sub>	Cumulative clock low extend time (target device)	From START to STOP		25	ms
t <sub>LOW;MEXT</sub>	Cumulative clock low extend time (controller device)	Within each byte		10	ms
t <sub>r</sub>	Rise time of SDA and SCL	5% to 95%	20	120	ns
t <sub>f</sub>	Fall time of SDA and SCL	95% to 5%	20	120	ns

(1) This bit must be set to enable 0ns hold time/SMBUS3.0 Compliance

(2) If the max clock is used all below timings will be met with the default register configurations for the PMBUS

(3) Due to max IO drive strength of 12mA, 1MHz SCL clock is only valid for bus capacitances up to 520pF

(4) Due to max IO drive strength of 12mA, 1MHz SCL clock is only valid for bus capacitances up to 330pF



### 6.17.4.1.3 PMBus Fast Mode Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MA	C UNIT
F <sub>mod</sub>	PMBus Module Clock Frequency <sup>(2)</sup>		f <sub>(SYSCLK)</sub> / 32	1	0 MHz
f <sub>SCL</sub>	SCL clock frequency		10	40	) kHz
t <sub>BUF</sub>	Bus free time between STOP and START conditions		1.3		μs
t <sub>HD;STA</sub>	START condition hold time SDA fall to SCL fall delay		0.6		μs
t <sub>SU;STA</sub>	Repeated START setup time SCL rise to SDA fall delay		0.6		μs
t <sub>su;sto</sub>	STOP condition setup time SCL rise to SDA rise delay		0.6		μs
	Data hold time after SCL fall		300		ns
t <sub>HD;DAT</sub>	Data hold time after SCL fall PMBCTRL_INC_1[ZH+EN] = 1 <sup>(1)</sup>		0		ns
t <sub>SU;DAT</sub>	Data setup time before SCL rise		100		ns
t <sub>Timeout</sub>	Clock low time-out		25	3	5 ms
t <sub>LOW</sub>	Low period of the SCL clock		1.3		μs
t <sub>HIGH</sub>	High period of the SCL clock		0.6	5	0 µs
t <sub>LOW;SEXT</sub>	Cumulative clock low extend time (target device)	From START to STOP		2	5 ms
t <sub>LOW;MEXT</sub>	Cumulative clock low extend time (controller device)	Within each byte		1	0 ms
t <sub>r</sub>	Rise time of SDA and SCL	5% to 95%	20	30	) ns
t <sub>f</sub>	Fall time of SDA and SCL	95% to 5%	20	30	) ns

(1) This bit must be set to enable 0ns hold time/SMBUS3.0 Compliance

(2) If the max clock is used all below timings will be met with the default register configurations for the PMBUS



### 6.17.4.1.4 PMBus Standard Mode Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
F <sub>mod</sub>	PMBus Module Clock Frequency <sup>(2)</sup>		f <sub>(SYSCLK)</sub> / 32	10	MHz
f <sub>SCL</sub>	SCL clock frequency		10	100	kHz
t <sub>BUF</sub>	Bus free time between STOP and START conditions		4.7		μs
t <sub>HD;STA</sub>	START condition hold time SDA fall to SCL fall delay		4		μs
t <sub>SU;STA</sub>	Repeated START setup time SCL rise to SDA fall delay		4.7		μs
t <sub>SU;STO</sub>	STOP condition setup time SCL rise to SDA rise delay		4		μs
	Data hold time after SCL fall		300		ns
t <sub>HD;DAT</sub>	Data hold time after SCL fall PMBCTRL_INC_1[ZH+EN] = 1 <sup>(1)</sup>		0		ns
t <sub>SU;DAT</sub>	Data setup time before SCL rise		250		ns
t <sub>Timeout</sub>	Clock low time-out		25	35	ms
t <sub>LOW</sub>	Low period of the SCL clock		4.7		μs
t <sub>HIGH</sub>	High period of the SCL clock		4	50	μs
t <sub>LOW;SEXT</sub>	Cumulative clock low extend time (target device)	From START to STOP		25	ms
t <sub>LOW;MEXT</sub>	Cumulative clock low extend time (controller device)	Within each byte		10	ms
t <sub>r</sub>	Rise time of SDA and SCL			1000	ns
t <sub>f</sub>	Fall time of SDA and SCL			300	ns

(1) This bit must be set to enable 0ns hold time/SMBUS3.0 Compliance

(2) If the max clock is used all below timings will be met with the default register configurations for the PMBUS



# 6.17.5 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a high-speed synchronous serial input and output (I/O) port that allows a serial bit stream of programmed length (1 to 16 bits) to be shifted into and out of the device at a programmed bittransfer rate. The SPI is normally used for communications between the MCU controller and external peripherals or another controller. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and analog-to-digital converters (ADCs). Multidevice communications are supported by the controller or peripheral operation of the SPI. The port supports a 16-level, receive and transmit FIFO for reducing CPU servicing overhead.

The SPI module features include:

- SPIPOCI: SPI peripheral-output/controller-input pin
- SPIPICO: SPI peripheral-input/controller-output pin
- SPIPTE: SPI peripheral transmit-enable pin
- SPICLK: SPI serial-clock pin
- Two operational modes: Controller and Peripheral
- Baud rate: 125 different programmable rates. The maximum baud rate that can be employed is limited by the maximum speed of the I/O buffers used on the SPI pins.
- Data word length: 1 to 16 data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
  - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
  - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the rising
    edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
  - Simultaneous receive and transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithm
- 16-level transmit/receive FIFO
- High-speed mode
- Delayed transmit control
- 3-wire SPI mode
- SPIPTE inversion for digital audio interface receive mode on devices with two SPI modules

Figure 6-76 shows the SPI CPU interfaces.









#### 6.17.5.1 SPI Controller Mode Timings

The following sections contain the SPI Controller Mode timings.

Note

All timing parameters for SPI High-Speed Mode assume a load capacitance of 5 pF on SPICLK, SPIPICO, and SPIPOCI.

# 6.17.5.1.1 SPI Controller Mode Switching Characteristics Clock Phase 0

NO.		PARAMETER <sup>(1) (2)</sup>		MIN	МАХ	UNIT
Gener	ral		1	1		
1	+		Even	4t <sub>c(LSPCLK)</sub>	128t <sub>c(LSPCLK)</sub>	
	<sup>L</sup> c(SPC)M		Odd	5t <sub>c(LSPCLK)</sub>	127t <sub>c(LSPCLK)</sub>	ns
			Even	0.5t <sub>c(SPC)M</sub> - 1	0.5t <sub>c(SPC)M</sub> + 1	
2	t <sub>w(SPC1)M</sub>	Pulse duration, SPICLK, first pulse	Odd	0.5t <sub>c(SPC)M</sub> +0.5t <sub>c(LSPCLK)</sub> - 1	$0.5t_{c(SPC)M}$ +0.5 $t_{c(LSPCLK)}$ + 1	ns
		Pulse duration SPICLK second	Even	0.5t <sub>c(SPC)M</sub> – 1	0.5t <sub>c(SPC)M</sub> + 1	
3	t <sub>w(SPC2)M</sub>	pulse	Odd	$0.5t_{c(SPC)M}$ – $0.5t_{c(LSPCLK)}$ – 1	$0.5t_{c(SPC)M}$ – $0.5t_{c(LSPCLK)}$ + 1	ns
22	<b>t</b>	Delay time, SPIPTE active to SPICLK	Even	1.5t <sub>c(SPC)M</sub> –3t <sub>c(SYSCLK)</sub> – 3	$1.5t_{c(SPC)M} - 3t_{c(SYSCLK)} + 3$	nc
23 L	۲d(SPC)M		Odd	$1.5t_{c(SPC)M} - 4t_{c(SYSCLK)} - 3$	$1.5t_{c(SPC)M} - 4t_{c(SYSCLK)} + 3$	115
		Valid time, SPICI K to SPIPTE	Even	0.5t <sub>c(SPC)M</sub> - 3	0.5t <sub>c(SPC)M</sub> + 3	
24	t <sub>v(PTE)M</sub>	inactive	Odd	$0.5t_{c(SPC)M}$ – $0.5t_{c(LSPCLK)}$ – 3	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 3$	ns
High-	Speed Mode					
4	t <sub>d(PICO)M</sub>	Delay time, SPICLK to SPIPICO valid	Even, Odd		1	ns
		Valid time SPIPICO valid after	Even	0.5t <sub>c(SPC)M</sub> - 1		
5	t <sub>v(PICO)M</sub>	SPICLK	Odd	$0.5t_{c(SPC)M}$ – $0.5t_{c(LSPCLK)}$ – 1		ns
Normal Mode						
4	t <sub>d(PICO)M</sub>	Delay time, SPICLK to SPIPICO valid	Even, Odd		5	ns
		Valid time SPIPICO valid after	Even	0.5t <sub>c(SPC)M</sub> - 3		
5 t <sub>v(PIC</sub>	t <sub>v(PICO)M</sub>	Valid time, SPIPICO valid after SPICLK	Odd	0.5t <sub>c(SPC)M</sub> -0.5t <sub>c(LSPCLK)</sub> - 3		ns

(1) 10-pF load on pin for High-Speed Mode.

(2) 20-pF load on pin for Normal Mode.

(3) The (BRR + 1) condition is Even when (SPIBRR + 1) is even or SPIBRR is 0 or 2. It is Odd when (SPIBRR + 1) is odd and SPIBRR is greater than 3.



### 6.17.5.1.2 SPI Controller Mode Switching Characteristics Clock Phase 1

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER <sup>(1)</sup> <sup>(2)</sup>		(BRR + 1) CONDITION <sup>(3)</sup>	MIN	МАХ	UNIT	
Gene	ral		1 1				
1	+		Even 4t <sub>c(LSPC</sub>		128t <sub>c(LSPCLK)</sub>	20	
	Lc(SPC)M		Odd	5t <sub>c(LSPCLK)</sub>	127t <sub>c(LSPCLK)</sub>	115	
		Pulse duration SPICI K first	Even	0.5t <sub>c(SPC)M</sub> – 1	0.5t <sub>c(SPC)M</sub> + 1		
2	t <sub>w(SPCH)M</sub>	pulse	Odd	$0.5 t_{c(SPC)M} - 0.5 t_{c(LSPCLK)} - 1$	0.5t <sub>c(SPC)M</sub> – 0.5t <sub>c(LSPCLK)</sub> + 1	ns	
		Pulso duration SPICI K	Even	0.5t <sub>c(SPC)M</sub> - 1	0.5t <sub>c(SPC)M</sub> + 1		
3	t <sub>w(SPC2)M</sub>	second pulse	Odd	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$	$0.5t_{c(SPC)M}$ + $0.5t_{c(LSPCLK)}$ + 1	ns	
23	t <sub>d(SPC)M</sub>	Delay time, <u>SPIPTE</u> valid to SPICLK	Even, Odd	$2t_{c(SPC)M}-3t_{c(SYSCLK)}-3$	$2t_{c(SPC)M} - 3t_{c(SYSCLK)} + 3$	ns	
24	+	Valid time, SPICLK to SPIPTE	Even	- 3	+3	ne	
24	v(PTE)M	invalid	Odd	- 3	+3	115	
High	Speed Mod	le					
4	+	Delay time, SPIPICO valid to	Even	0.5t <sub>c(SPC)M</sub> - 1		20	
4	d(PICO)M	<sup>SO)M</sup> SPIČLK	Odd	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$		ns	
5	+	Valid time, SPIPICO valid after	Even	$0.5t_{c(SPC)M} - 1$		ne	
5	V(PICO)M	SPICLK	Odd	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$		ns	
Norm	al Mode						
1	t	Delay time, SPIPICO valid to	Even	$0.5t_{c(SPC)M} - 5$		nc	
4	d(PICO)M		Odd	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 5$		115	
5	t	Valid time, SPIPICO valid after	Even	0.5t <sub>c(SPC)M</sub> - 3		ne	
	∣ •v(PICO)M	SPICLK	Odd	$0.\overline{5t_{c(SPC)M}-0.5t_{c(LSPCLK)}-3}$		115	

(1) 10-pF load on pin for High-Speed Mode.

(2) 20-pF load on pin for Normal Mode.

(3) The (BRR + 1) condition is Even when (SPIBRR + 1) is even or SPIBRR is 0 or 2. It is Odd when (SPIBRR + 1) is odd and SPIBRR is greater than 3.

#### 6.17.5.1.3 SPI Controller Mode Timing Requirements

NO.			(BRR + 1) CONDITION <sup>(1)</sup>	MIN MAX	UNIT
High-S	peed Mode				
8	t <sub>su(POCI)M</sub>	Setup time, SPIPOCI valid before SPICLK	Even, Odd	1	ns
9	t <sub>h(POCI)M</sub>	Hold time, SPIPOCI valid after SPICLK	Even, Odd	5	ns
Norma	l Mode				
8	t <sub>su(POCI)M</sub>	Setup time, SPIPOCI valid before SPICLK	Even, Odd	20	ns
9	t <sub>h(POCI)M</sub>	Hold time, SPIPOCI valid after SPICLK	Even, Odd	0	ns

(1) The (BRR + 1) condition is Even when (SPIBRR + 1) is even or SPIBRR is 0 or 2. It is Odd when (SPIBRR + 1) is odd and SPIBRR is greater than 3.

# 6.17.5.1.4 SPI Controller Mode Timing Diagrams



A. On the trailing end of the word, SPIPTE will go inactive except between back-to-back transmit words in both FIFO and non-FIFO modes.





A. On the trailing end of the word, SPIPTE will go inactive except between back-to-back transmit words in both FIFO and non-FIFO modes.

# Figure 6-78. SPI Controller Mode External Timing (Clock Phase = 1)



### 6.17.5.2 SPI Peripheral Mode Timings

The following sections contain the SPI Peripheral Mode timings.

### 6.17.5.2.1 SPI Peripheral Mode Switching Characteristics

#### over recommended operating conditions (unless otherwise noted)

NO.		PARAMETER <sup>(1)</sup>	MIN	MAX	UNIT
High-Sp	eed Mode				
15	t <sub>d(POCI)S</sub>	Delay time, SPICLK to SPIPOCI valid		9	ns
16	t <sub>v(POCI)S</sub>	Valid time, SPIPOCI valid after SPICLK	0		ns
Normal	Mode				
15	t <sub>d(POCI)S</sub>	Delay time, SPICLK to SPIPOCI valid		20	ns
16	t <sub>v(POCI)S</sub>	Valid time, SPIPOCI valid after SPICLK	0		ns

(1) 20-pF load on pin.

#### 6.17.5.2.2 SPI Peripheral Mode Timing Requirements

NO.			MIN	MAX	UNIT
12	t <sub>c(SPC)S</sub>	Cycle time, SPICLK	4t <sub>c(SYSCLK)</sub>		ns
13	t <sub>w(SPC1)S</sub>	Pulse duration, SPICLK, first pulse	2t <sub>c(SYSCLK)</sub> – 1		ns
14	t <sub>w(SPC2)S</sub>	Pulse duration, SPICLK, second pulse	2t <sub>c(SYSCLK)</sub> – 1		ns
19	t <sub>su(PICO)S</sub>	Setup time, SPIPICO valid before SPICLK	1.5t <sub>c(SYSCLK)</sub>		ns
20	t <sub>h(PICO)S</sub>	Hold time, SPIPICO valid after SPICLK	1.5t <sub>c(SYSCLK)</sub>		ns
25		Setup time, <u>SPIPTE</u> valid before SPICLK (Clock Phase = 0)	2t <sub>c(SYSCLK)</sub> + 11		ns
25	<sup>L</sup> su(PTE)S	Setup time, SPIPTE valid before SPICLK (Clock Phase = 1)	2t <sub>c(SYSCLK)</sub> + 20		ns
26	t <sub>h(PTE)S</sub>	Hold time, SPIPTE invalid after SPICLK	1.5t <sub>c(SYSCLK)</sub>		ns

### 6.17.5.2.3 SPI Peripheral Mode Timing Diagrams









# 6.17.6 Single Edge Nibble Transmission (SENT)

# 6.17.6.1 Introduction

The SENT module is based on the open standard SAE J2716 with additional enhancements such as additional sensor format support.

### Note

The term 'channel' within this chapter and 'sensor' in the register descriptions are equivalent.

### 6.17.6.2 Features

The SENT module includes the following features:

- Based on SAE J2716 (J2716 January 2010 and J2716 April 2016)
- Supports 2007 and 2010 CRC checksum calculation
- Fast channel receiver
- Slow channel receiver
  - Short serial message (8-bit data and 4-bit message ID)
  - Enhanced serial 12-bit message (12-bit data and 8-bit message ID)
  - Enhanced serial 12-bit message (12-bit data and 8-bit message ID)
- Configurable memory depth
- · Master Trigger Pulse Generator (MTPG) enables multiple sensors for the same SENT bus
- 5 SENT channels that can each be set to be triggered by one of 63 trigger sources
- Nibble sorting to minimize CPU intervention
- Timeout feature in SENT channel can be re-purposed for watchdog (only usable in continuous receive mode)
- RXD\_I\_R bit in the CSENT\_RXD register is used for debugging 1 bit of the SENT receive at a time
- Time stamp captures for received data frames
  - Uses 32-bit free running counter
  - Can use external counter for one or all SENT modules
- Receiver and Interrupt Features
  - Programmable glitch filter on input (bypass mode available)
  - Automatic detection of CRC error and framing error on Fast and Slow Channel Data
  - Option to save data received with error
  - Configurable number of data nibbles to receive (1-8)
  - FIFO and direct map support for received data frames
  - RTDMA and interrupts can be used to send data depending on how full the FIFO is
  - Error Detection Supported:
    - Timeout
    - · Calibration
    - FIFO Overflow/Underflow
    - Frequency Drift
    - Overflow Trigger Request

Copyright © 2024 Texas Instruments Incorporated



# 6.17.7 Local Interconnect Network (LIN)

This device contains one Local Interconnect Network (LIN) module. The LIN module adheres to the LIN 2.1 standard as defined by the *LIN Specification Package Revision 2.1*. The LIN is a low-cost serial interface designed for applications where the CAN protocol may be too expensive to implement, such as small subnetworks for cabin comfort functions like interior lighting or window control in an automotive application.

The LIN standard is based on the SCI (UART) serial data link format. The communication concept is singlecommander and multiple-responder with a message identification for multicast transmission between any network nodes.

The LIN module can be programmed to work either as an SCI or as a LIN as the core of the module is an SCI. The hardware features of the SCI are augmented to achieve LIN compatibility. The SCI module is a universal asynchronous receiver-transmitter (UART) that implements the standard non-return-to-zero format.

Though the registers are common for LIN and SCI, the register descriptions have notes to identify the register/bit usage in different modes. Because of this, code written for this module cannot be directly ported to the standalone SCI module and vice versa.

The LIN module has the following features:

- Compatibility with LIN 1.3, 2.0 and 2.1 protocols
- Configurable baud rate up to 20 kbps (as per LIN 2.1 protocol)
- Two external pins: LINRX and LINTX
- Multibuffered receive and transmit units
- Identification masks for message filtering
- Automatic commander header generation
  - Programmable synchronization break field
  - Synchronization field
  - Identifier field
- Responder automatic synchronization
  - Synchronization break detection
  - Optional baud rate update
  - Synchronization validation
- 2<sup>31</sup> programmable transmission rates with 7 fractional bits
- · Wakeup on LINRX dominant level from transceiver
- Automatic wake-up support
  - Wakeup signal generation
  - Expiration times on wakeup signals
- Automatic bus idle detection
- Error detection
  - Bit error
  - Bus error
  - No-response error
  - Checksum error
  - Synchronization field error
  - Parity error
- Two interrupt lines with priority encoding for:
  - Receive
  - Transmit
  - ID, error, and status
- Support for LIN 2.0 checksum
- Enhanced synchronizer finite state machine (FSM) support for frame processing
- · Enhanced handling of extended frames
- Enhanced baud rate generator
- Update wakeup/go to sleep





Figure 6-81. LIN Block Diagram



# 6.17.8 EtherCAT SubordinateDevice Controller (ESC)

Ethernet for Control Automation Technology (EtherCAT<sup>®</sup>) is an Ethernet-based fieldbus system, invented by Beckhoff Automation and is standardized in IEC 61158. All the SubordinateDevice (or SubDevice) nodes connected to the bus interpret, process, and modify the data addressed to them quickly, without having to buffer the frame inside the node. This real-time behavior, frame processing, and forwarding requirements are implemented by the EtherCAT SubDevice controller (ESC) hardware. EtherCAT does not require software interaction for data transmission inside the SubDevices. EtherCAT only defines the MAC layer while the higher-layer protocols and stack are implemented in software on the microcontrollers connected to the ESC.

The EtherCAT:

- Involves MainDevice (or MDevice) and SubDevices setup where SubDevice nodes are physically connected daisy-chain style but logically operate on a loop
- Specializes in precise, low-jitter synchronization across SubDevice nodes
- Uses IEEE 802.3 Ethernet physical layer and standard Ethernet frames

# 6.17.8.1 ESC Features

The ESC on this MCU provides the following functionality:

- Up to 2 MII ports to connect to EtherCAT PHYs
- Process data interface through 16-bit asynchronous interface
- 64-bit distributed clocking
  - Sync output signals to synchronize device events and latch input signals supporting time-stamping for events
  - Distributed clock features of SYNC0/1 (o/ps) and LATCH0/1 able to synchronize GPIOs and allow inputs from any GPIOs as well as other muxing options for internal device events
- 8 Field bus Memory Management Units (FMMUs)
  - Support all native types of RD/, WR/, RDWR, and built-in features of bit- and byte-addressing
- 8 Sync Managers
- I2C EEPROM interface
- Up-to 32 general-purpose inputs (GPIs) and 32 general-purpose outputs (GPOs)
- 2 SYNC and 2 LATCH signals connected to GPIO pads
- 16KB RAM with parity

### 6.17.8.2 ESC Subsystem Integrated Features

In addition to the ESC features, the following are the device-specific features provided by the integration of the ESC and the MCU:

- ESC access allocation to the CPU1 subsystem during initialization
- EtherCAT reset request from MDevice can be routed to NMI or general interrupt controller on MCU
- RAM Parity error routed to NMI on MCU
- DMA access to EtherCAT RAM
- Up to 32 GPIs and up to 32 GPOs feature integrated to 16-bit ASYNC PDI interface
- Interface to CLB
- Distributed clock feature of SYNC0/1 able to synchronize PWMs, generate interrupt/DMA requests, or trigger eCAP capture to allow external component action through GPIO access.
- EtherCAT SYNC0/1 pulse can trigger a CLA task.
- Distributed clock feature of LATCH0/1 allows inputs from any GPIO or PWM crossbar triggers



### 6.17.8.3 EtherCAT IP Block Diagram

Figure 6-82 shows the general functionality of EtherCAT IP.



Figure 6-82. EtherCAT IP Block Diagram



# 6.17.8.4 EtherCAT Electrical Data and Timing

# 6.17.8.4.1 EtherCAT Timing Requirements

			MIN	NOM	MAX	UNIT
EtherCAT						
	t <sub>c(ECATCLK)</sub>	Cycle time, ECATCLK		10		ns
MII1	t <sub>c(TXCLK)</sub>	Cycle time, ESC_TXy_CLK		40		ns
MII2/MII3	t <sub>w(TXCK)</sub>	Pulse duration, ESC_TXy_CLK high or low	16		24	ns
MII4	t <sub>c(RXCK)</sub>	Cycle time, ESC_RXy_CLK		40		ns
MII5/MII6	t <sub>w(RXCK)</sub>	Pulse duration, ESC_RXy_CLK high or low	16		24	ns
MII8	t <sub>su(RXDV-RXCKH)</sub>	Setup time, receive signals valid before ESC_RXy_CLK high	10			ns
MII9	t <sub>h(RXCKH-RXDV)</sub>	Hold time, receive signals valid after ESC_RXy_CLK high	2			ns
MDIO	·					
MDIO4	t <sub>su(MDV-MCKH)</sub>	Setup time, ESC_MDIO_DATA valid before ESC_MDIO_CLK high	20			ns
MDIO5	t <sub>h(MCKH-MDV)</sub>	Hold time, ESC_MDIO_DATA valid after ESC_MDIO_CLK high	-1			ns

### 6.17.8.4.2 EtherCAT Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

		PARAMETER	MIN	TYP	MAX	UNIT
Auto Shift Com	pensation					
MII7	t <sub>d(TXCLK-TXDV)</sub>	Delay time, ESC_TXy_CLK to ESC_TXy_DATA[3:0] and ESC_TXy_ENA	20 + input_dly + output_dly + TX_SHIFT*t <sub>c(CLK_100)</sub>		30 + input_dly + output_dly + TX_SHIFT*t <sub>c(CLK_100)</sub>	ns
MDIO						
MDIO1	t <sub>c(MCK)</sub>	Cycle time, ESC_MDIO_CLK		400		ns
MDIO2/MDIO3	t <sub>w(MCK)</sub>	Pulse duration, ESC_MDIO_CLK high or low	160		240	ns
MDIO7	t <sub>d(MCKH-MDV)</sub>	Delay time, ESC_MDIO_CLK high to ESC_MDIO_DATA valid			0.5t <sub>c(MCK)</sub> + 30	ns
	t <sub>v(MCKH-MDV)</sub>	Valid time, ESC_MDIO_DATA valid after ESC_MDIO_CLK high	$0.5t_{c(MCK)} - 3.0$			ns




Figure 6-87. EtherCAT MDIO Timing Diagrams



# 6.17.9 Universal Asynchronous Receiver-Transmitter (UART)

The Universal Asynchronous Receiver/Transmitter (UART) module in this device contains the following features:

- Programmable baud-rate generator allowing speeds of up to 12.5Mbps for regular speed (divide by 16) and 25Mbps for high speed (divide by 8)
- Separate 16-level-deep and 8-bit-wide transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte-deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no parity-bit generation and detection
  - 1 or 2 stop-bit generation
  - IrDA serial-IR (SIR) encoder and decoder providing:
  - Programmable use of IrDA SIR or UART input/output
  - Support of IrDA SIR encoder and decoder functions for data rates of up to 115.2Kbps half-duplex
  - Support of normal 3/16 and low-power (1.41 to 2.23 µs) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-powermode bit duration
- EIA-485 9-bit support
- Standard FIFO-level and End-of-Transmission (EOT) interrupts
- Efficient transfers using Real-Time Direct Memory Access (RTDMA) Controller
  - Separate channels for transmit and receive
  - Receive burst request asserted at programmed FIFO level
  - Transmit burst request asserted at programmed FIFO level

Figure 6-88 shows the UART module block diagram.





Figure 6-88. UART Module Block Diagram



# 7 Detailed Description

# 7.1 Overview

The F29H85x and F29P58x are members of the C2000<sup>™</sup> real-time microcontroller family of scalable, ultra-low latency devices designed for efficiency in power electronics, including but not limited to: high power density, high switching frequencies, and supporting the use of GaN and SiC technologies.

These include such applications as:

- Electrical vehicles and transportation
- Motor control
  - Traction inverter motor control
  - HVAC motor control
  - Mobile robot motor control
- Solar inverters
  - Central inverter
  - Micro inverter
  - String inverter
- Digital power
- Industrial motor drives
- EV charging infrastructure

The real-time control subsystem has up to three 200MHz C29x DSP cores. The C29x supports 32-bit and 64-bit floating- and fixed-point signal-processing running from on-chip flash or RAM. The C29x CPU is boosted by trigonometric math instructions, speeding up common algorithms key to real-time control systems.

Many features are included to support a system-level ASIL-D functional safety solution. The C29x CPU1 and CPU2 cores can be put in lockstep for detection of permanent and transient faults. Logic Power-On Self-Test (LPOST) and Memory Power-On Self-Test (MPOST) provide start-up detection of latent faults. Safe interconnects provide fault detection between the CPU and the peripherals. The ADC safety checker compares ADC conversion results from multiple ADC modules without additional CPU cycles. The Waveform Analyzer and Diagnostic (WADI) can monitor multiple signals for proper operation and take action to ensure a safe state is maintained. The device architecture features a Safe Interconnect (SIC) for end-to-end code and data safety, with CPU-based ECC protection for all memories and peripheral endpoints.

Hardware Security Manager (HSM) provides EVITA-full security support. Features include Secure Boot, secure storage and keyring support, secure debug authentication, and cryptographic accelerator engines. The HSM enables secure key and code provisioning in untrusted factory environments, and supports Firmware-Over-The-Air updates of HSM and host application firmware, with A/B swap capability and rollback control.

SSU (Safety and Security unit) enables superior run-time safety and security features. This feature can be used create safety isolation (Freedom From Interference) among the threads running on same CPU or different CPUs. The SSU features a context-sensitive MPU mechanism that automatically switches access permissions in hardware based on currently executing thread or task. This eliminates software overhead, enabling real-time code performance without compromising system safety. The SSU provides multi-user debug authentication, and also supports Live Firmware Update (LFU) and FOTA fpr application firmware updates with A/B swap and rollback control.

High-performance analog blocks are tightly integrated with the processing and control units to provide optimal real-time signal chain performance. Two 16-bit Analog-to-Digital Converters (ADC) and three 12-bit ADCs have up to 80 analog channels as well as an integrated post-processing block and hardware oversampling. Two 12-bit buffered DACs and twenty-four comparator channels are available.

Thirty-six frequency-independent PWMs, all with high-resolution capability, enable control of multiple power stages, from 3-phase inverters to advanced multilevel power topologies. The PWMs have been enhanced with Minimum Dead-Band Logic (MINDL), Diode Emulation (DE), and Illegal Combo Logic (ICL) features.



The Configurable Logic Block (CLB) allows the user to add custom logic and potentially integrate FPGA-like functions into the C2000 real-time MCU.

An EtherCAT SubDevice Controller, Ethernet MAC, and other industry-standard protocols like CAN FD are available on this device. The Fast Serial Interface (FSI) enables up to 200Mbps of robust communications across an isolation boundary.

Want to learn more about features that make C2000 MCUs the right choice for your real-time control system? Check out *The Essential Guide for Developing With C2000™ Real-Time Microcontrollers* and visit the C2000 real-time microcontrollers page.

The Getting Started With C2000<sup>™</sup> Real-Time Control Microcontrollers (MCUs) Getting Started Guide covers all aspects of development with C2000 devices from hardware to support resources. In addition to key reference documents, each section provides relevant links and resources to further expand on the information covered.

Ready to get started? Check out the F29H85X-SOM-EVM evaluation board, and download the MCU-SDK-F29H85x software development kit.

# 7.2 Functional Block Diagram

Figure 7-1 shows the CPU system and associated peripherals.







# 7.3 Error Signaling Module (ESM\_C29)

## 7.3.1 Introduction

The Error Signaling Module (ESM) provides systematic consolidation of responses to error events throughout the device into one location. The Module can signal programmable priority interrupts to the processor to deal with an event and/or manipulate an I/O error pin to signal an external hardware that an error has occurred. Therefore, an external controller is able to reset the device or keep the system in a safe, known state.

## 7.3.2 ESM Subsystem

The Error Signaling Module Subsystem (ESM-SS) groups error signaling module (ESM) instances as shown in Figure 7-2. ESMSS supports a number of ESM instances that is triggered from common set of error event inputs. Each ESM instance is used to drive interrupts to individual CPU and resets to individual CPU or System. The subsystem combines the ESM instances and output pulse interrupt from each ESM instances are exported at the subsystem boundary for integration at the device level.

ESM subsystem is comprised of the following instances :

- ESM CPU instances one for each CPU
  - Input's: The error inputs listed in the Error Event Inputs section of the F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual, common to all ESM Subsystem instances
  - Output's:
    - Low Priority Interrupt
    - High Priority Interrupt
    - High Priority WD Event (Event triggered by watchdog timeout on High Priority Interrupt hence also referred to as High Priority Watchdog Interrupt in the later part of the document): Similar functionality as NMIWD on C28x devices
    - Critical Priority Interrupt
- Additional System ESM instance for Error Pin output and monitoring.
  - Input's: The error inputs listed in the Error Event Inputs section of the F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual, common to all ESM Subsystem instances
  - Output's:
    - Low Priority Interrupt
    - Critical Priority Interrupt
    - Error Pin Output
    - Error Pin Monitor Event : Error pin monitoring and error detection output
- Register Parity Error Aggregator Instance (Safety Aggregator)
  - Input's:
    - Input from EDC (Error Detection and Correction) Control Interfaces of all ESM Instances (ESM CPU and SYS ESM)
  - Output:
    - Parity Error Interrupt : Interrupt generated by parity error detected on ESM register configurations





## Figure 7-2. ESM-SS Block Diagram

### 7.3.3 System ESM

Error Pin inputs and outputs are controlled by System ESM instance. The System ESM produces an configurable error pin output (err\_o/ERRORSTS) in addition to the set of interrupt outputs. The System ESM generates critical priority interrupt (ESMRESET) output which causes system reset request (XRSn) by default if not disabled by ESMXRSNCTL Register. The System ESM additionally has the Error Pin Monitor feature and associated Error Pin Monitor event which is exported at subsystem as a pulse interrupt. Error Pin Monitor event is also fed back to ESM-SS as an error event input so that the ESM can take appropriate action on the mismatch event.

The low priority interrupt output of System ESM is mapped to XBAR's as ESMGENEVT signal.



# 7.4 Error Aggregator

## 7.4.1 Error Aggregator Modules

Each Error Source provides the following information for all Error Aggregator Modules:

- Error Pulse signal is generated on the occurrence of any error sent to ESM for further action.
- Error Address System Address at which the error occurred used to detect and debug the error origin.
- Error Type Multibit signal that indicates the type of error used to classify the error into predefined categories outlined later in the chapter.

All CPU Error Aggregator Modules additionally provide a Program Counter (PC) log for first high-priority error occurrence.

The *Error Aggregator Block Diagram* illustrates the module working and implementation. Each Aggregator module aggregates error from various sources. Upon error occurrence, the corresponding error address and type are logged into Error Address and Error Type registers, respectively.

The errors are classified as high or low priority based on the list in the *Error Type Information* section of the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual*.





Error Aggregator modules implemented in the device are:

- 1. CPUx PR Error Aggregator Aggregates errors occurred during CPUx program fetch access
- 2. CPUx DR1 Error Aggregator Aggregates errors occurred during CPUx Data Read access on DR1 port
- 3. CPUx DR2 Error Aggregator Aggregates errors occurred during CPUx Data Read access on DR2 port
- 4. CPUx DW Error Aggregator Aggregates errors occurred during CPUx data write access
- 5. CPUx INT Error Aggregator Aggregates interrupt related errors from CPUx and associated PIPE module
- 6. RTDMAx DR Error Aggregator Aggregates errors occurred during RTDMAx data read access
- 7. RTDMAx DW Error Aggregator Aggregates errors occurred during RTDMAx data write access
- 8. SSU Error Aggregator Aggregates errors sent out by SSU module
- 9. EtherCAT Error Aggregator Aggregates errors occurred during EtherCAT memory access
- 10. HSM Error Aggregator Aggregates errors sent out by HSM subsystem



#### Note

x indicates that each error aggregator is repeated per initiator instance. EtherCAT only provides error and error address information so error type is tied off to uncorrectable error (0x40).

## 7.4.2 Error Aggregator Interface

This section provides details on how error information is handled and interfaced to the Error Signaling Module (ESM). The error outputs from multiple error aggregators are ORed and applied as single source to ESM. These includes:

- Low-Priority Errors from CPUx PR, CPUx DR1, CPUx DR2, CPUx DW are combined as CPUx LPERR
- High-Priority Errors from CPUx PR, CPUx DR1, CPUx DR2, CPUx DW are combined as CPUx HPERR
- Low-Priority Errors from RTDMAx DR + RTDMAx DW are combined as RTDMAx LPERR
- High-Priority Errors from RTDMAx DR + RTDMAx DW are combined as RTDMAx HPERR

Figure 7-4 shows a conceptual block diagram of the module functionality and how the output flag from each aggregator is combined as described in points above. The block diagram does not show all error aggregator modules available in the system, refer to the detailed list of supported error aggregators.





Figure 7-4. Error Aggregator Interface



# 7.5 Memory

# 7.5.1 C29x Memory Map

## Table 7-1. Memory Map

MEMORY	RY DESCRIPTION		START ADDRESS	END ADDRESS	RTDMA1 ACCESS	RTDMA2 ACCESS	HSM (M4, RTDMA) ACCESS	ECC/ PARITY
CPU1 ROM		128	0x0000_0000	0x0001_FFFF	-	-	-	ECC
CPU2 ROM		32	0x0000_0000	0x0000_7FFF	-	-	-	ECC
CPU3 ROM		32	0x0000_0000	0x0000_7FFF	-	-	-	ECC
Flash Main Bank	Mapping via FRI-1 RP0	1024	0x1000_0000	0x100F_FFFF	YES	-	YES	ECC
Flash Main Bank	Mapping via FRI-1 RP1	1024	0x1010_0000	0x101F_FFFF	YES	-	YES	ECC
Flash Main Bank	Mapping via FRI-1 RP2	1024	0x1020_0000	0x102F_FFFF	YES	-	YES	ECC
Flash Main Bank	Mapping via FRI-1 RP3	1024	0x1030_0000	0x103F_FFFF	YES	-	YES	ECC
Flash Main Bank	Mapping via FRI-2 RP0	1024	0x1040_0000	0x104F_FFFF	YES	-	YES	ECC
Flash Main Bank	Mapping via FRI-2 RP1	1024	0x1050_0000	0x105F_FFFF	YES	-	YES	ECC
Flash Main Bank	Mapping via FRI-3 RP0	1024	0x1060_0000	0x106F_FFFF	YES	-	YES	ECC
Flash Main Bank	Mapping via FRI-3 RP1	1024	0x1070_0000	0x107F_FFFF	YES	-	YES	ECC
Data Flash 128-bit	Mapping via FRI-4 RP0	256	0x10C0_0000	0x10C3_FFFF	YES	-	YES	ECC
BANKMGMT Sector	Mapping via FRI-1 RP0	4	0x10D8_0000	0x10D8_0FFF	-	-	YES	ECC
SECCFG Sector	Mapping via FRI-1 RP0	4	0x10D8_1000	0x10D8_1FFF	-	-	YES	ECC
BANKMGMT Sector	Mapping via FRI-1 RP1	4	0x10D8_4000	0x10D8_4FFF	-	-	YES	ECC
SECCFG Sector	Mapping via FRI-1 RP1	4	0x10D8_5000	0x10D8_5FFF	-	-	YES	ECC
BANKMGMT Sector	Mapping via FRI-1 RP2	4	0x10D8_8000	0x10D8_8FFF	-	-	YES	ECC
SECCFG Sector	Mapping via FRI-1 RP2	4	0x10D8_9000	0x10D8_9FFF	-	-	YES	ECC
BANKMGMT Sector	Mapping via FRI-1 RP3	4	0x10D8_C000	0x10D8_CFFF	-	-	YES	ECC
SECCFG Sector	Mapping via FRI-1 RP3	4	0x10D8_D000	0x10D8_DFFF	-	-	YES	ECC
BANKMGMT Sector	Mapping via FRI-2 RP0	4	0x10D9_0000	0x10D9_0FFF	-	-	YES	ECC
SECCFG Sector	Mapping via FRI-2 RP0	4	0x10D9_1000	0x10D9_1FFF	-	-	YES	ECC
BANKMGMT Sector	Mapping via FRI-2 RP1	4	0x10D9_4000	0x10D9_4FFF	-	-	YES	ECC
SECCFG Sector	Mapping via FRI-2 RP1	4	0x10D9_5000	0x10D9_5FFF	-	-	YES	ECC
BANKMGMT Sector	Mapping via FRI-3 RP0	4	0x10D9_8000	0x10D9_8FFF	-	-	YES	ECC
SECCFG Sector	Mapping via FRI-3 RP0	4	0x10D9_9000	0x10D9_9FFF	-	-	YES	ECC
BANKMGMT Sector	Mapping via FRI-3 RP1	4	0x10D9_C000	0x10D9_CFFF	-	-	YES	ECC
SECCFG Sector	Mapping via FRI-3 RP1	4	0x10D9_D000	0x10D9_DFFF	-	-	YES	ECC
Flash Main Bank ECC bits	Mapping via FRI-1 RP0	128	0x10E0_0000	0x10E1_FFFF	YES	-	YES	-
Flash Main Bank ECC bits	Mapping via FRI-1 RP1	128	0x10E2_0000	0x10E3_FFFF	YES	-	YES	-
Flash Main Bank ECC bits	Mapping via FRI-1 RP2	128	0x10E4_0000	0x10E5_FFFF	YES	-	YES	-
Flash Main Bank ECC bits	Mapping via FRI-1 RP3	128	0x10E6_0000	0x10E7_FFFF	YES	-	YES	-
Flash Main Bank ECC bits	Mapping via FRI-2 RP0	128	0x10E8_0000	0x10E9_FFFF	YES	-	YES	-
Flash Main Bank ECC bits	Mapping via FRI-2 RP1	128	0x10EA_0000	0x10EB_FFFF	YES	-	YES	-
Flash Main Bank ECC bits	Mapping via FRI-3 RP0	128	0x10EC_0000	0x10ED_FFFF	YES	-	YES	-
Flash Main Bank ECC bits	Mapping via FRI-3 RP1	128	0x10EE_0000	0x10EF_FFFF	YES	-	YES	-
Data Flash ECC bits	Mapping via FRI-4 RP0	32	0x10F8_0000	0x10F8_7FFF	YES	-	YES	-
BANKMGMT Sector ECC Bits	Mapping via FRI-1 RP0	0.5	0x10FB_0000	0x10FB_01FF	-	-	YES	-
SECCFG Sector ECC Bits	Mapping via FRI-1 RP0	0.5	0x10FB_0200	0x10FB_03FF	-	-	YES	-
BANKMGMT Sector ECC Bits	Mapping via FRI-1 RP1	0.5	0x10FB_0800	0x10FB_09FF	-	-	YES	-
SECCFG Sector ECC Bits	Mapping via FRI-1 RP1	0.5	0x10FB_0A00	0x10FB_0BFF	-	-	YES	-
BANKMGMT Sector ECC Bits	Mapping via FRI-1 RP2	0.5	0x10FB_1000	0x10FB_11FF	-	-	YES	-
SECCFG Sector ECC Bits	Mapping via FRI-1 RP2	0.5	0x10FB_1200	0x10FB_13FF	-	-	YES	-

263



# Table 7-1. Memory Map (continued)

MEMORY	DESCRIPTION	SIZE (x8)	START ADDRESS	END ADDRESS	RTDMA1 ACCESS	RTDMA2 ACCESS	HSM (M4, RTDMA) ACCESS	ECC/ PARITY
BANKMGMT Sector ECC Bits	Mapping via FRI-1 RP3	0.5	0x10FB_1800	0x10FB_19FF	-	-	YES	-
SECCFG Sector ECC Bits	Mapping via FRI-1 RP3	0.5	0x10FB_1A00	0x10FB_1BFF	-	-	YES	-
BANKMGMT Sector ECC Bits	Mapping via FRI-2 RP0	0.5	0x10FB_2000	0x10FB_21FF	-	-	YES	-
SECCFG Sector ECC Bits	Mapping via FRI-2 RP0	0.5	0x10FB_2200	0x10FB_23FF	-	-	YES	-
BANKMGMT Sector ECC Bits	Mapping via FRI-2 RP1	0.5	0x10FB_2800	0x10FB_29FF	-	-	YES	-
SECCFG Sector ECC Bits	Mapping via FRI-2 RP1	0.5	0x10FB_2A00	0x10FB_2BFF	-	-	YES	-
BANKMGMT Sector ECC Bits	Mapping via FRI-3 RP0	0.5	0x10FB_3000	0x10FB_31FF	-	-	YES	-
SECCFG Sector ECC Bits	Mapping via FRI-3 RP0	0.5	0x10FB_3200	0x10FB_33FF	-	-	YES	-
BANKMGMT Sector ECC Bits	Mapping via FRI-3 RP1	0.5	0x10FB_3800	0x10FB_39FF	-	-	YES	-
SECCFG Sector ECC Bits	Mapping via FRI-3 RP1	0.5	0x10FB_3A00	0x10FB_3BFF	-	-	YES	-
МО	CPU1 Dedicated Stack	4	0x2000_0000	0x2000_0FFF	-	-	-	ECC
LDA7	CPU1 and CPU2 Local SRAM	16	0x200E_0000	0x200E_3FFF	YES	YES	YES	ECC
LDA6	CPU1 and CPU2 Local SRAM	16	0x200E_4000	0x200E_7FFF	YES	YES	YES	ECC
LDA5	CPU1 and CPU2 Local SRAM	16	0x200E_8000	0x200E_BFFF	YES	YES	YES	ECC
LDA4	CPU1 and CPU2 Local SRAM	16	0x200E_C000	0x200E_FFFF	YES	YES	YES	ECC
LDA3	CPU1 and CPU2 Local SRAM	16	0x200F_0000	0x200F_3FFF	YES	YES	YES	ECC
LDA2	CPU1 and CPU2 Local SRAM	16	0x200F_4000	0x200F_7FFF	YES	YES	YES	ECC
LDA1	CPU1 and CPU2 Local SRAM	16	0x200F_8000	0x200F_BFFF	YES	YES	YES	ECC
LDA0	CPU1 and CPU2 Local SRAM	16	0x200F_C000	0x200F_FFFF	YES	YES	YES	ECC
LPA0	CPU1 and CPU2 Local SRAM	32	0x2010_0000	0x2010_7FFF	YES	YES	-	ECC
LPA1	CPU1 and CPU2 Local SRAM	32	0x2010_8000	0x2010_FFFF	YES	YES	-	ECC
CPA0	CPU1 and CPU3 Common SRAM	32	0x2011_0000	0x2011_7FFF	YES	YES	-	ECC
CPA1	CPU1 and CPU3 Common SRAM	32	0x2011_8000	0x2011_FFFF	YES	YES	-	ECC
CDA0	CPU1 and CPU3 Common SRAM	16	0x2012_0000	0x2012_3FFF	YES	YES	-	ECC
CDA1	CPU1 and CPU3 Common SRAM	16	0x2012_4000	0x2012_7FFF	YES	YES	-	ECC
CDA2	CPU1 and CPU3 Common SRAM	16	0x2012_8000	0x2012_BFFF	YES	YES	-	ECC
CDA3	CPU1 and CPU3 Common SRAM	16	0x2012_C000	0x2012_FFFF	YES	YES	-	ECC
CDA4	CPU1 and CPU3 Common SRAM	16	0x2013_0000	0x2013_3FFF	YES	YES	-	ECC
CDA5	CPU1 and CPU3 Common SRAM	16	0x2013_4000	0x2013_7FFF	YES	YES	-	ECC
CDA6	CPU1 and CPU3 Common SRAM	16	0x2013_8000	0x2013_BFFF	YES	YES	-	ECC
CDA7	CPU1 and CPU3 Common SRAM	16	0x2013_C000	0x2013_FFFF	YES	YES	-	ECC



## F29H859TU-Q1, F29H850TU SPRSP93 – NOVEMBER 2024

Table	7-1.	Memorv	Мар	(continued)
		internet y	p	(continuou)

MEMORY	DESCRIPTION	SIZE (x8)	START ADDRESS	END ADDRESS	RTDMA1 ACCESS	RTDMA2 ACCESS	HSM (M4, RTDMA) ACCESS	ECC/ PARITY
CDA8	CPU1 and CPU3 Common SRAM	16	0x2014_0000	0x2014_3FFF	YES	YES	-	ECC
CDA9	CPU1 and CPU3 Common SRAM	16	0x2014_4000	0x2014_7FFF	YES	YES	-	ECC
CDA10	CPU1 and CPU3 Common SRAM	16	0x2014_8000	0x2014_BFFF	YES	YES	-	ECC
CDA11	CPU1 and CPU3 Common SRAM	16	0x2014_C000	0x2014_FFFF	YES	YES	-	ECC
HSM MailBox	-	4	0x302C_0800	0x302C_17FF	YES	YES	-	-
EtherCAT RAM	-	16	0x3038_1000	0x3038_4FFF	YES	YES	-	-
EtherCAT RAM - Direct access	-	16	0x303A_1000	0x303A_4FFF	YES	YES	-	-
MCANA Message RAM	-	4	0x6002_0000	0x6002_0FFF	YES	YES	-	-
MCANB Message RAM	-	4	0x6002_8000	0x6002_8FFF	YES	YES	-	-
MCANC Message RAM	-	4	0x6003_0000	0x6003_0FFF	YES	YES	-	-
MCAND Message RAM	-	4	0x6003_8000	0x6003_8FFF	YES	YES	-	-
MCANE Message RAM	-	4	0x6004_0000	0x6004_0FFF	YES	YES	-	-
MCANF Message RAM	-	4	0x6004_8000	0x6004_8FFF	YES	YES	-	-
CPU1 DLT FIFO Regs		8	0x600F_8000	0x600F_9FFF	YES	YES	-	-
CPU2 DLT FIFO Regs		8	0x600F_A000	0x600F_BFFF	YES	YES	-	-
CPU3 DLT FIFO Regs		8	0x600F_C000	0x600F_DFFF	YES	YES	-	-
EMIF1 - SDRAM, CS0	No Burst Mode	262144	0x8000_0000	0x8FFF_FFF	YES	YES	-	-
EMIF1 - ASYNC, CS2	No Burst Mode	65536	0x9000_0000	0x93FF_FFFF	YES	YES	-	-
EMIF1 - ASYNC, CS3	No Burst Mode	65536	0x9400_0000	0x97FF_FFFF	YES	YES	-	-
EMIF1 - ASYNC, CS4	No Burst Mode	65536	0x9800_0000	0x9BFF_FFFF	YES	YES	-	-
EMIF1 - SDRAM, CS0	With Burst Mode	262144	0xA000_0000	0xAFFF_FFFF	YES	YES	-	-
EMIF1 - ASYNC, CS2	With Burst Mode	65536	0xB000_0000	0xB3FF_FFFF	YES	YES	-	-
EMIF1 - ASYNC, CS3	With Burst Mode	65536	0xB400_0000	0xB7FF_FFFF	YES	YES	-	-
EMIF1 - ASYNC, CS4	With Burst Mode	65536	0xB800_0000	0xBBFF_FFFF	YES	YES	-	-



## 7.5.2 Flash Memory Map

The F29H85x and F29P58x devices feature up to 4MB of program Flash memory. Program Flash consists of interleaved pairs of 512KB Flash banks, with up to two interleaved pairs (4 banks total) each assigned to Flash Controller 1 (FLC1) and Flash Controller 2 (FLC2). There is also a single 256KB data bank present in FLC1. The Flash banks are notated according to the Flash Controller and bank number. For example, FLC2.B0/B1 refers to the first interleaved pair of banks (B0 and B1) in FLC2, while FLC1.B4 refers to the single data bank in FLC1.

Each Flash bank is made up of 2KB physical sectors. The nominal size (for example, 512KB) denotes the size of the MAIN region. In addition, each Flash bank includes two special regions:

- SECCFG, for storing SSU configuration settings, and
- BANKMGMT, for storing bank mode settings and firmware update metadata.

Flash memory on F29x devices can be addressed through multiple Flash Read Interfaces (FRIs), each with one or more read ports that address up to 1MB of Flash memory. The available FRIs are shown in Table 7-2. The actual Flash memory region that a read port addresses at a given time is dependent on the current system bank mode and swap configurations. For devices with CPU3 present, there are 4 bank modes available (0 to 3). For devices without CPU3 present, there are two bank modes available (0 to 1). CPU2 and CPU4 (if present) are secondary CPUs and cannot execute code directly from Flash.

FLASH READ INTERFACE	DESCRIPTION					
FRI-1	CPU1 program memory					
FRI-2	CPU3 program memory					
FRI-3	Firmware update region (FOTA/LFU)					
FRI-4	Data Flash bank					

### Table 7-2. F29x Flash Read Interfaces

The Flash bank mode is configured by the BANKMODE register in the SSU\_GEN\_REGS register aperture, and is loaded from the BANKMGMT sector of the active code bank pair in FLC1 during device boot. When CPU3, is present, BANKMODE values of 0 and 1 map all program Flash to CPU1, while BANKMODE values of 2 and 3 map half of the available program Flash to CPU1 and the other half to CPU3. The odd numbered BANKMODE values (1 and 3) enable firmware updates with A/B swap, allowing code to execute from one half of Flash while the other half can be programmed with updated code. When the CPU1SWAP or CPU3SWAP bit in the SSU\_GEN\_REGS.BANKMAP register is set, the hardware swaps the Flash banks such that the newly programmed banks replace the old banks at the same read port addresses. This feature can be used to implement Firmware-Over-The-Air update (FOTA) or Live Firmware Update (LFU) in the target system application.

### Table 7-3. C29 Bank Modes

BANKMODE	Flash Mapping	Swap Enabled	1-CPU Devices
0	All program Flash mapped to CPU1	No	Available
1		Yes	Available
2	Program Flash memory is split between CPU1 and CPU3	No	N/A
3		Yes	N/A

For more information on Flash operation, see the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual*.



**ADVANCE INFORMATION** 

#### 7.5.2.1 Flash MAIN Region Address Map (F29H85x, 4MB)

The address mapping tables in this section apply to the following general part numbers: F29H850TU9, F29H859TU8, F29H850DU7, F29H859DU6.

Table 7-4. Flash MAIN Region Address Mapping (BANRMODE = 0)								
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS			
	RP0	1MB	0x1000000	0x100FFFFF	FLC1.B0/B1			
FRI-1 (CPU1	RP1	1MB	0x10100000	0x101FFFFF	FLC1.B2/B3			
program)	RP2	1MB	0x10200000	0x102FFFFF	FLC2.B0/B1			
	RP3	1MB	0x10300000	0x103FFFFF	FLC2.B2/B3			
FRI-2 (CPU3	RP0	1MB	0x10400000	0x104FFFFF	N/A			
program)	RP1	1MB	0x10500000	0x105FFFFF	N/A			
FRI-3 (Update region)	RP0	1MB	0x10600000	0x106FFFFF	N/A			
	RP1	1MB	0x10700000	0x107FFFFF	N/A			

# Table 7-4. Flash MAIN Region Address Mapping (BANKMODE = 0)

## Table 7-5. Flash MAIN Region Address Mapping (BANKMODE = 1)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)
	RP0	1MB	0x10000000	0x100FFFFF	FLC1.B0/B1	FLC1.B2/B3
FRI-1 (CPU1	RP1	1MB	0x10100000	0x101FFFFF	FLC2.B0/B1	FLC2.B2/B3
program)	RP2	1MB	0x10200000	0x102FFFFF	N/A	N/A
	RP3	1MB	0x10300000	0x103FFFFF	N/A	N/A
FRI-2 (CPU3	RP0	1MB	0x10400000	0x104FFFFF	N/A	N/A
program)	RP1	1MB	0x10500000	0x105FFFFF	N/A	N/A
FRI-3 (Update region)	RP0	1MB	0x10600000	0x106FFFFF	FLC1.B2/B3	FLC1.B0/B1
	RP1	1MB	0x10700000	0x107FFFFF	FLC2.B2/B3	FLC2.B0/B1

#### Table 7-6. Flash MAIN Region Address Mapping (BANKMODE = 2)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS			
	RP0	1MB	0x1000000	0x100FFFFF	FLC1.B0/B1			
FRI-1 (CPU1	RP1	1MB	0x10100000	0x101FFFFF	FLC1.B2/B3			
program)	RP2	1MB	0x10200000	0x102FFFFF	N/A			
	RP3	1MB	0x10300000	0x103FFFFF	N/A			
FRI-2 (CPU3	RP0	1MB	0x10400000	0x104FFFFF	FLC2.B0/B1			
program)	RP1	1MB	0x10500000	0x105FFFFF	FLC2.B2/B3			
FRI-3 (Update region)	RP0	1MB	0x10600000	0x106FFFFF	N/A			
	RP1	1MB	0x10700000	0x107FFFFF	N/A			

### Table 7-7. Flash MAIN Region Address Mapping (BANKMODE = 3)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)			
FRI-1 (CPU1 program)	RP0	1MB	0x10000000	0x100FFFFF	FLC1.B0/B1	FLC1.B2/B3			
	RP1	1MB	0x10100000	0x101FFFFF	N/A	N/A			
	RP2	1MB	0x10200000	0x102FFFFF	N/A	N/A			
	RP3	1MB	0x10300000	0x103FFFFF	N/A	N/A			
FRI-2 (CPU3	RP0	1MB	0x10400000	0x104FFFFF	FLC2.B0/B1	FLC2.B2/B3			
program)	RP1	1MB	0x10500000	0x105FFFFF	N/A	N/A			
FRI-3 (Update region)	RP0	1MB	0x10600000	0x106FFFFF	FLC1.B2/B3	FLC1.B0/B1			
	RP1	1MB	0x10700000	0x107FFFFF	FLC2.B2/B3	FLC2.B0/B1			



#### 7.5.2.2 Flash MAIN Region Address Map (F29H85x, 2MB)

The address mapping tables in this section apply to the following general part numbers: F29H859TM8, F29H850DM7, F29H859DM6.

Table 7-8. Flash MAIN Region Address Mapping (BANKMODE = 0)								
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS			
	RP0	512KB	0x1000000	0x1007FFFF	FLC1.B0/B1			
FRI-1 (CPU1	RP1	512KB	0x10100000	0x1017FFFF	FLC1.B2/B3			
program)	RP2	512KB	0x10200000	0x1027FFFF	FLC2.B0/B1			
	RP3	512KB	0x10300000	0x1037FFFF	FLC2.B2/B3			
FRI-2 (CPU3	RP0	512KB	0x10400000	0x1047FFFF	N/A			
program)	RP1	512KB	0x10500000	0x1057FFFF	N/A			
FRI-3 (Update region)	RP0	512KB	0x10600000	0x1067FFFF	N/A			
	RP1	512KB	0x10700000	0x1077FFFF	N/A			

#### Table 7-9. Flash MAIN Region Address Mapping (BANKMODE = 1)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)
	RP0	512KB	0x10000000	0x1007FFFF	FLC1.B0/B1	FLC1.B2/B3
FRI-1 (CPU1	RP1	512KB	0x10100000	0x1017FFFF	FLC2.B0/B1	FLC2.B2/B3
program)	RP2	512KB	0x10200000	0x1027FFFF	N/A	N/A
	RP3	512KB	0x10300000	0x1037FFFF	N/A	N/A
FRI-2 (CPU3	RP0	512KB	0x10400000	0x1047FFFF	N/A	N/A
program)	RP1	512KB	0x10500000	0x1057FFFF	N/A	N/A
FRI-3 (Update region)	RP0	512KB	0x10600000	0x1067FFFF	FLC1.B2/B3	FLC1.B0/B1
	RP1	512KB	0x10700000	0x1077FFFF	FLC2.B2/B3	FLC2.B0/B1

#### Table 7-10. Flash MAIN Region Address Mapping (BANKMODE = 2)

		- J		- /	
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS
	RP0	512KB	0x1000000	0x1007FFFF	FLC1.B0/B1
FRI-1 (CPU1 program)	RP1	512KB	0x10100000	0x1017FFFF	FLC1.B2/B3
	RP2	512KB	0x10200000	0x1027FFFF	N/A
	RP3	512KB	0x10300000	0x1037FFFF	N/A
FRI-2 (CPU3	RP0	512KB	0x10400000	0x1047FFFF	FLC2.B0/B1
program)	RP1	512KB	0x10500000	0x1057FFFF	FLC2.B2/B3
FRI-3 (Update region)	RP0	512KB	0x10600000	0x1067FFFF	N/A
	RP1	512KB	0x10700000	0x1077FFFF	N/A

## Table 7-11. Flash MAIN Region Address Mapping (BANKMODE = 3)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)	
	RP0	512KB	0x10000000	0x1007FFFF	FLC1.B0/B1	FLC1.B2/B3	
FRI-1 (CPU1	RP1	512KB	0x10100000	0x1017FFFF	N/A	N/A	
program)	RP2	512KB	0x10200000	0x1027FFFF	N/A	N/A	
	RP3	512KB	0x10300000	0x1037FFFF	N/A	N/A	
FRI-2 (CPU3	RP0	512KB	0x10400000	0x1047FFFF	FLC2.B0/B1	FLC2.B2/B3	
program)	RP1	512KB	0x10500000	0x1057FFFF	N/A	N/A	
FRI-3 (Update	RP0	512KB	0x10600000	0x1067FFFF	FLC1.B2/B3	FLC1.B0/B1	
region)	RP1	512KB	0x10700000	0x1077FFFF	FLC2.B2/B3	FLC2.B0/B1	

### 7.5.2.3 Flash MAIN Region Address Map (F29P58x, 4MB)

The address mapping tables in this section apply to the following general part number: F29P589DU5.

Table 7-12. Flash MAIN Region Address Mapping (BANKMODE – 0)							
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS		
	RP0	1MB	0x1000000	0x100FFFFF	FLC1.B0/B1		
FRI-1 (CPU1	RP1	1MB	0x10100000	0x101FFFFF	FLC1.B2/B3		
program)	RP2	1MB	0x10200000	0x102FFFFF	FLC2.B0/B1		
	RP3	1MB	0x10300000	0x103FFFFF	FLC2.B2/B3		
FRI-3 (Update region)	RP0	1MB	0x10600000	0x106FFFFF	N/A		
	RP1	1MB	0x10700000	0x107FFFFF	N/A		

# Table 7-12. Flash MAIN Region Address Mapping (BANKMODE = 0)

## Table 7-13. Flash MAIN Region Address Mapping (BANKMODE = 1)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)
	RP0	1MB	0x10000000	0x100FFFFF	FLC1.B0/B1	FLC1.B2/B3
FRI-1 (CPU1	RP1	1MB	0x10100000	0x101FFFFF	FLC2.B0/B1	FLC2.B2/B3
program)	RP2	1MB	0x10200000	0x102FFFFF	N/A	N/A
	RP3	1MB	0x10300000	0x103FFFFF	N/A	N/A
FRI-3 (Update region)	RP0	1MB	0x10600000	0x106FFFFF	FLC1.B2/B3	FLC1.B0/B1
	RP1	1MB	0x10700000	0x107FFFFF	FLC2.B2/B3	FLC2.B0/B1

#### 7.5.2.4 Flash MAIN Region Address Map (F29P58x, 2MB)

The address mapping tables in this section apply to the following general part numbers: F29P580DM5, F29P589DM5.

### Table 7-14. Flash MAIN Region Address Mapping (BANKMODE = 0)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS
FRI-1 (CPU1	RP0	1MB	0x1000000	0x100FFFFF	FLC1.B0/B1
program)	RP1	1MB	0x10100000	0x101FFFFF	FLC1.B2/B3
FRI-3 (Update region)	RP0	1MB	0x10600000	0x106FFFFF	N/A

## Table 7-15. Flash MAIN Region Address Mapping (BANKMODE = 1)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)
FRI-1 (CPU1	RP0	1MB	0x10000000	0x100FFFFF	FLC1.B0/B1	FLC1.B2/B3
program)	RP1	1MB	0x10100000	0x101FFFFF	N/A	N/A
FRI-3 (Update region)	RP0	1MB	0x10600000	0x106FFFFF	FLC1.B2/B3	FLC1.B0/B1

#### 7.5.2.5 Flash MAIN Region Address MAP (F29P58x, 1MB)

The address mapping tables in this section apply to the following general part numbers: F29P580DM5, F29P589DM5.

Table 7-16. Flash MAIN Region Address Mapping (BANKMODE – 0)							
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS		
FRI-1 (CPU1	RP0	512KB	0x1000000	0x1007FFFF	FLC1.B0/B1		
program)	RP1	512KB	0x10100000	0x1017FFFF	FLC1.B2/B3		
FRI-3 (Update region)	RP0	512KB	0x10600000	0x1067FFFF	N/A		

#### Table 7-16. Flash MAIN Region Address Mapping (BANKMODE = 0)



Table 7-17. Flash MAIN Region Address Mapping (BANKMODE = 1)								
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)		
FRI-1 (CPU1	RP0	512KB	0x10000000	0x1007FFFF	FLC1.B0/B1	FLC1.B2/B3		
program)	RP1	512KB	0x10100000	0x1017FFFF	N/A	N/A		
FRI-3 (Update region)	RP0	512KB	0x10600000	0x1067FFFF	FLC1.B2/B3	FLC1.B0/B1		

### 7.5.2.6 Flash Data Bank Address Map

The following address map table applies to all part numbers.

#### Table 7-18. Flash Data Bank Address Mapping

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS
FRI-4	RP0	256KB	0x10C00000	0x10C3FFFF	FLC1.B4

#### 7.5.2.7 Flash BANKMGMT Region Address Map

The following address map tables apply to all part numbers.

## Table 7-19. Flash BANKMGMT Region Address Mapping (BANKMODE = 0)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS
	RP0	4KB	0x10D80000	0x10D80FFF	FLC1.B0/B1
FRI-1 (CPU1 program)	RP1	4KB	0x10D84000	0x10D84FFF	FLC1.B2/B3
	RP2	4KB	0x10D88000	0x10D88FFF	FLC2.B0/B1
	RP3	4KB	0x10D8C000	0x10D8CFFF	FLC2.B2/B3
FRI-2 (CPU3	RP0	4KB	0x10D90000	0x10D90FFF	N/A
program) <sup>(1)</sup>	RP1	4KB	0x10D94000	0x10D94FFF	N/A
FRI-3 (Update region)	RP0	4KB	0x10D98000	0x10D98FFF	N/A
	RP1	4KB	0x10D9C000	0x10D9CFFF	N/A

### Table 7-20. Flash BANKMGMT Region Address Mapping (BANKMODE = 1)

			•		,	
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)
	RP0	4KB	0x10D80000	0x10D80FFF	FLC1.B0/B1	FLC1.B2/B3
FRI-1 (CPU1	RP1	4KB	0x10D84000	0x10D84FFF	FLC2.B0/B1	FLC2.B2/B3
program)	RP2	4KB	0x10D88000	0x10D88FFF	N/A	N/A
	RP3	4KB	0x10D8C000	0x10D8CFFF	N/A	N/A
FRI-2 (CPU3	RP0	4KB	0x10D90000	0x10D90FFF	N/A	N/A
program) <sup>(1)</sup>	RP1	4KB	0x10D94000	0x10D94FFF	N/A	N/A
FRI-3 (Update region)	RP0	4KB	0x10D98000	0x10D98FFF	FLC1.B2/B3	FLC1.B0/B1
	RP1	4KB	0x10D9C000	0x10D9CFFF	FLC2.B2/B3	FLC2.B0/B1

Table 7-21. Flash BANKMGMT Region Address Mapping (BANKMODE = 2)

······································						
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS	
	RP0	4KB	0x10D80000	0x10D80FFF	FLC1.B0/B1	
FRI-1 (CPU1	RP1	4KB	0x10D84000	0x10D84FFF	FLC1.B2/B3	
program)	RP2	4KB	0x10D88000	0x10D88FFF	N/A	
	RP3	4KB	0x10D8C000	0x10D8CFFF	N/A	
FRI-2 (CPU3	RP0	4KB	0x10D90000	0x10D90FFF	FLC2.B0/B1	
program) <sup>(1)</sup>	RP1	4KB	0x10D94000	0x10D94FFF	FLC2.B2/B3	
EDI 2 (Lindata ragian)	RP0	4KB	0x10D98000	0x10D98FFF	N/A	
	RP1	4KB	0x10D9C000	0x10D9CFFF	N/A	

270 Submit Document Feedback



# Table 7-22. Flash BANKMGMT Region Address Mapping (BANKMODE = 3)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)
	RP0	4KB	0x10D80000	0x10D80FFF	FLC1.B0/B1	FLC1.B2/B3
FRI-1 (CPU1	RP1	4KB	0x10D84000	0x10D84FFF	N/A	N/A
program)	RP2	4KB	0x10D88000	0x10D88FFF	N/A	N/A
	RP3	4KB	0x10D8C000	0x10D8CFFF	N/A	N/A
FRI-2 (CPU3	RP0	4KB	0x10D90000	0x10D90FFF	FLC2.B0/B1	FLC2.B2/B3
program) <sup>(1)</sup>	RP1	4KB	0x10D94000	0x10D94FFF	N/A	N/A
FRI-3 (Update	RP0	4KB	0x10D98000	0x10D98FFF	FLC1.B2/B3	FLC1.B0/B1
region)	RP1	4KB	0x10D9C000	0x10D9CFFF	FLC2.B2/B3	FLC2.B0/B1

## (1) FRI-2/CPU3 not available on F29P58x devices.

## 7.5.2.8 Flash SECCFG Region Address Map

The following address map tables apply to all part numbers.

# Table 7-23. Flash SECCFG Region Address Mapping (BANKMODE = 0)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS
	RP0	4KB	0x10D81000	0x10D81FFF	FLC1.B0/B1
FRI-1 (CPU1	RP1	4KB	0x10D85000	0x10D85FFF	FLC1.B2/B3
program)	RP2	4KB	0x10D89000	0x10D89FFF	FLC2.B0/B1
	RP3	4KB	0x10D8D000	0x10D8DFFF	FLC2.B2/B3
FRI-2 (CPU3	RP0	4KB	0x10D91000	0x10D91FFF	N/A
program) <sup>(1)</sup>	RP1	4KB	0x10D95000	0x10D95FFF	N/A
EPI 2 (Lindata ragion)	RP0	4KB	0x10D99000	0x10D99FFF	N/A
riti-3 (Opuale region)	RP1	4KB	0x10D9D000	0x10D9DFFF	N/A

# Table 7-24. Flash SECCFG Region Address Mapping (BANKMODE = 1)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)
	RP0	4KB	0x10D81000	0x10D81FFF	FLC1.B0/B1	FLC1.B2/B3
FRI-1 (CPU1	RP1	4KB	0x10D85000	0x10D85FFF	FLC2.B0/B1	FLC2.B2/B3
program)	RP2	4KB	0x10D89000	0x10D89FFF	N/A	N/A
	RP3	4KB	0x10D8D000	0x10D8DFFF	N/A	N/A
FRI-2 (CPU3	RP0	4KB	0x10D91000	0x10D91FFF	N/A	N/A
program) <sup>(1)</sup>	RP1	4KB	0x10D95000	0x10D95FFF	N/A	N/A
FRI-3 (Update	RP0	4KB	0x10D99000	0x10D99FFF	FLC1.B2/B3	FLC1.B0/B1
region)	RP1	4KB	0x10D9D000	0x10D9DFFF	FLC2.B2/B3	FLC2.B0/B1

 Table 7-25. Flash SECCFG Region Address Mapping (BANKMODE = 2)

				(=	
FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS
	RP0	4KB	0x10D81000	0x10D81FFF	FLC1.B0/B1
FRI-1 (CPU1	RP1	4KB	0x10D85000	0x10D85FFF	FLC1.B2/B3
program)	RP2	4KB	0x10D89000	0x10D89FFF	N/A
	RP3	4KB	0x10D8D000	0x10D8DFFF	N/A
FRI-2 (CPU3	RP0	4KB	0x10D91000	0x10D91FFF	FLC2.B0/B1
program) <sup>(1)</sup>	RP1	4KB	0x10D95000	0x10D95FFF	FLC2.B2/B3
EBL 2 (Lindata ragion)	RP0	4KB	0x10D99000	0x10D99FFF	N/A
rki-s (opdate region)	RP1	4KB	0x10D9D000	0x10D9DFFF	N/A

**ADVANCE INFORMATION** 



### Table 7-26. Flash SECCFG Region Address Mapping (BANKMODE = 3)

FRI	READ PORT	SIZE	START ADDRESS	END ADDRESS	FLASH BANKS (SWAP = 0)	FLASH BANKS (SWAP = 1)
	RP0	4KB	0x10D81000	0x10D81FFF	FLC1.B0/B1	FLC1.B2/B3
FRI-1 (CPU1	RP1	4KB	0x10D85000	0x10D85FFF	N/A	N/A
program)	RP2	4KB	0x10D89000	0x10D89FFF	N/A	N/A
	RP3	4KB	0x10D8D000	0x10D8DFFF	N/A	N/A
FRI-2 (CPU3	RP0	4KB	0x10D91000	0x10D91FFF	FLC2.B0/B1	FLC2.B2/B3
program) <sup>(1)</sup>	RP1	4KB	0x10D95000	0x10D95FFF	N/A	N/A
FRI-3 (Update	RP0	4KB	0x10D99000	0x10D99FFF	FLC1.B2/B3	FLC1.B0/B1
region)	RP1	4KB	0x10D9D000	0x10D9DFFF	FLC2.B2/B3	FLC2.B0/B1

(1) FRI-2/CPU3 not available on F29P58x devices.



# 7.5.3 Peripheral Registers Memory Map

		able 7-27. Periphe	ral Registers Memory	мар					
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
		vt	ousp_config						
RTDMA_REGS	RTDMA1_BASE	0x301C_0000	-	YES	YES	YES	-	-	YES
RTDMA_DIAG_REGS	RTDMA1_DIAG_BASE	0x301C_0800	-	YES	YES	YES	-	-	YES
RTDMA_SELFTEST_REGS	RTDMA1_SELFTEST_BASE	0x301C_0C00	-	YES	YES	YES	-	-	YES
RTDMA_MPU_REGS	RTDMA1_MPU_BASE	0x301C_1000	-	YES	YES	YES	-	-	YES
RTDMA_REGS	RTDMA2_BASE	0x301C_8000	-	YES	YES	YES	-	-	YES
RTDMA_DIAG_REGS	RTDMA2_DIAG_BASE	0x301C_8800	-	YES	YES	YES	-	-	YES
RTDMA_SELFTEST_REGS	RTDMA2_SELFTEST_BASE	0x301C_8C00	-	YES	YES	YES	-	-	YES
RTDMA_MPU_REGS	RTDMA2_MPU_BASE	0x301C_9000	-	YES	YES	YES	-	-	YES
FRI_CTRL_REGS	FRI1_BASE	0x301D_0000	-	YES	YES	YES	-	-	YES
MEMSS_L_CONFIG_REGS	MEMSSLCFG_BASE	0x301D_8000	-	YES	YES	YES	-	-	YES
MEMSS_C_CONFIG_REG S	MEMSSCCFG_BASE	0x301D_8400	-	YES	YES	YES	-	-	YES
MEMSS_M_CONFIG_REG S	MEMSSMCFG_BASE	0x301D_8800	-	YES	YES	YES	-	-	YES
MEMSS_MISCI_REGS	MEMSSMISCI_BASE	0x301D_8E00	-	YES	YES	YES	-	-	YES
SYNCBRIDGEMPU_REGS	SYNCBRIDGEMPU_BASE	0x301E_0000	-	YES	YES	YES	-	-	YES
INPUT_XBAR_REGS	INPUTXBAR_BASE	0x301E_8000	-	YES	YES	YES	-	-	YES
EPWM_XBAR_REGS	EPWMXBAR_BASE	0x301E_9000	-	YES	YES	YES	-	-	YES
CLB_XBAR_REGS	CLBXBAR_BASE	0x301E_A000	-	YES	YES	YES	-	-	YES
OUTPUTXBAR_REGS	OUTPUTXBAR_BASE	0x301E_B000	-	YES	YES	YES	-	-	YES
MDL_XBAR_REGS	MDLXBAR_BASE	0x301E_C000	-	YES	YES	YES	-	-	YES
ICL_XBAR_REGS	ICLXBAR_BASE	0x301E_D000	-	YES	YES	YES	-	-	YES
LCM_REGS	LCM_DMA_BASE	0x301F_4000	-	YES	YES	YES	-	-	YES
			c29bus						
ADC_RESULT_REGS	ADCARESULT_BASE	0x303C_0000	-	YES	YES	YES	YES	YES	-
ADC_RESULT_REGS	ADCBRESULT_BASE	0x303C_1000	-	YES	YES	YES	YES	YES	-
ADC_RESULT_REGS	ADCCRESULT_BASE	0x303C_2000	-	YES	YES	YES	YES	YES	-
ADC_RESULT_REGS	ADCDRESULT_BASE	0x303C_3000	-	YES	YES	YES	YES	YES	-
ADC_RESULT_REGS	ADCERESULT_BASE	0x303C_4000	-	YES	YES	YES	YES	YES	-
EMIF_REGS	EMIF1_BASE	0x3080_0000	-	YES	YES	YES	-	-	-
		vb	us32_config						
DEV_CFG_REGS	DEVCFG_BASE	0x3018_0000	-	YES	YES	YES	-	-	YES
ANALOG_SUBSYS_REGS	ANALOGSUBSYS_BASE	0x3018_2000	-	YES	YES	YES	-	-	YES

. .

- -

....



	Table 7-27.	Peripheral	Registers	Memory	/ Map	(continued)	)
--	-------------	------------	-----------	--------	-------	-------------	---

Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
GPIO_CTRL_REGS	GPIOCTRL_BASE	0x3019_0000	-	YES	YES	YES	-	-	YES
IPC_COUNTER_REGS	IPCCOUNTER_BASE	0x301B_0000	-	YES	YES	YES	-	-	YES
			/busp_prog						
FLASH_CMD_REGS_FLC1	FLASHCONTROLLER1_BASE	0x3010_0000	-	YES	-	YES	-	-	YES
FLASH_CMD_REGS_FLC2	FLASHCONTROLLER2_BASE	0x3011_0000	-	YES	-	YES	-	-	YES
HSM_ERROR_AGGREGAT OR_CONFIG_REGS	HSMERRORAGGREGATOR_BASE	0x3012_0000	-	-	-	-	-	-	YES
		vb	us32_ethercat						
ESCSS_REGS	ESC_SS_BASE	0x3038_8000	-	YES	YES	YES	YES	YES	-
ESCSS_CONFIG_REGS	ESC_SS_CONFIG_BASE	0x3038_8200	-	YES	YES	YES	YES	YES	-
		vbusp_cpu1, v	/busp_cpu2, vbusp_cpu3						
C29_RTINT_STACK	C29CPURTINTSTACK_BASE	0x3000_8000	-	YES	YES	YES	-	-	-
C29_SECCALL_STACK	C29CPUSECCALLSTACK_BASE	0x3000_C000	-	YES	YES	YES	-	-	-
C29_SECURE_REGS	C29CPUSECURE_BASE	0x3000_D000	-	YES	YES	YES	-	-	-
C29_DIAG_REGS	C29CPUDIAG_BASE	0x3000_E000	-	YES	YES	YES	-	-	-
C29_SELFTEST_REGS	C29CPUSELFTEST_BASE	0x3000_F000	-	YES	YES	YES	-	-	-
DLT_CORE_REGS	CPUDLT_BASE	0x3001_0000	-	YES	YES	YES	-	-	-
PIPE_REGS	PIPE_BASE	0x3002_0000	-	YES	YES	YES	-	-	-
ERAD_REGS	ERAD_BASE	0x3003_0000	-	YES	YES	YES	-	-	-
		v	busp_frame0						
RTDMA_CH_REGS	RTDMA1CH1_BASE	0x6000_0000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH2_BASE	0x6000_1000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH3_BASE	0x6000_2000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH4_BASE	0x6000_3000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH5_BASE	0x6000_4000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH6_BASE	0x6000_5000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH7_BASE	0x6000_6000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH8_BASE	0x6000_7000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH9_BASE	0x6000_8000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA1CH10_BASE	0x6000_9000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH1_BASE	0x6001_0000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH2_BASE	0x6001_1000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH3_BASE	0x6001_2000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH4_BASE	0x6001_3000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH5_BASE	0x6001_4000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH6_BASE	0x6001_5000	YES	YES	YES	YES	YES	YES	-

274 Submit Document Feedback



	Table	7-27. Peripheral Reg	gisters Memory Map (o	continued	)				
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
RTDMA_CH_REGS	RTDMA2CH7_BASE	0x6001_6000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH8_BASE	0x6001_7000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH9_BASE	0x6001_8000	YES	YES	YES	YES	YES	YES	-
RTDMA_CH_REGS	RTDMA2CH10_BASE	0x6001_9000	YES	YES	YES	YES	YES	YES	-
MCANSS_REGS	MCANSSA_BASE	0x6002_4000	YES	YES	YES	YES	YES	YES	-
MCAN_REGS	MCANA_BASE	0x6002_4600	YES	YES	YES	YES	YES	YES	-
MCAN_ERROR_REGS	MCANA_ERROR_BASE	0x6002_4800	YES	YES	YES	YES	YES	YES	-
MCANSS_REGS	MCANBSS_BASE	0x6002_C000	YES	YES	YES	YES	YES	YES	-
MCAN_REGS	MCANB_BASE	0x6002_C600	YES	YES	YES	YES	YES	YES	-
MCAN_ERROR_REGS	MCANB_ERROR_BASE	0x6002_C800	YES	YES	YES	YES	YES	YES	-
MCANSS_REGS	MCANCSS_BASE	0x6003_4000	YES	YES	YES	YES	YES	YES	-
MCAN_REGS	MCANC_BASE	0x6003_4600	YES	YES	YES	YES	YES	YES	-
MCAN_ERROR_REGS	MCANC_ERROR_BASE	0x6003_4800	YES	YES	YES	YES	YES	YES	-
MCANSS_REGS	MCANDSS_BASE	0x6003_C000	YES	YES	YES	YES	YES	YES	-
MCAN_REGS	MCAND_BASE	0x6003_C600	YES	YES	YES	YES	YES	YES	-
MCAN_ERROR_REGS	MCAND_ERROR_BASE	0x6003_C800	YES	YES	YES	YES	YES	YES	-
MCANSS_REGS	MCANESS_BASE	0x6004_4000	YES	YES	YES	YES	YES	YES	-
MCAN_REGS	MCANE_BASE	0x6004_4600	YES	YES	YES	YES	YES	YES	-
MCAN_ERROR_REGS	MCANE_ERROR_BASE	0x6004_4800	YES	YES	YES	YES	YES	YES	-
MCANSS_REGS	MCANFSS_BASE	0x6004_C000	YES	YES	YES	YES	YES	YES	-
MCAN_REGS	MCANF_BASE	0x6004_C600	YES	YES	YES	YES	YES	YES	-
MCAN_ERROR_REGS	MCANF_ERROR_BASE	0x6004_C800	YES	YES	YES	YES	YES	YES	-
LIN_REGS	LINA_BASE	0x6006_0000	YES	YES	YES	YES	YES	YES	-
LIN_REGS	LINB_BASE	0x6006_1000	YES	YES	YES	YES	YES	YES	-
SENT_CFG	SENT1CSENT_BASE	0x6006_8000	YES	YES	YES	YES	YES	YES	-
SENT_MEM	SENT1MEM_BASE	0x6006_8400	YES	YES	YES	YES	YES	YES	-
SENT_MTPG	SENT1MTPG_BASE	0x6006_8800	YES	YES	YES	YES	YES	YES	-
SENT_CFG	SENT2CSENT_BASE	0x6006_9000	YES	YES	YES	YES	YES	YES	-
SENT_MEM	SENT2MEM_BASE	0x6006_9400	YES	YES	YES	YES	YES	YES	-
SENT_MTPG	SENT2MTPG_BASE	0x6006_9800	YES	YES	YES	YES	YES	YES	-
SENT_CFG	SENT3CSENT_BASE	0x6006_A000	YES	YES	YES	YES	YES	YES	-
SENT_MEM	SENT3MEM_BASE	0x6006_A400	YES	YES	YES	YES	YES	YES	-
SENT_MTPG	SENT3MTPG_BASE	0x6006_A800	YES	YES	YES	YES	YES	YES	-
SENT_CFG	SENT4CSENT_BASE	0x6006_B000	YES	YES	YES	YES	YES	YES	-
SENT_MEM	SENT4MEM_BASE	0x6006_B400	YES	YES	YES	YES	YES	YES	-



Table 7-27. Peri	pheral Registers	Memory Maj	o (continued)

Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
SENT_MTPG	SENT4MTPG_BASE	0x6006_B800	YES	YES	YES	YES	YES	YES	-
SENT_CFG	SENT5CSENT_BASE	0x6006_C000	YES	YES	YES	YES	YES	YES	-
SENT_MEM	SENT5MEM_BASE	0x6006_C400	YES	YES	YES	YES	YES	YES	-
SENT_MTPG	SENT5MTPG_BASE	0x6006_C800	YES	YES	YES	YES	YES	YES	-
SENT_CFG	SENT6CSENT_BASE	0x6006_D000	YES	YES	YES	YES	YES	YES	-
SENT_MEM	SENT6MEM_BASE	0x6006_D400	YES	YES	YES	YES	YES	YES	-
SENT_MTPG	SENT6MTPG_BASE	0x6006_D800	YES	YES	YES	YES	YES	YES	-
UART_REGS, UART_REGS_WRITE	UARTA_BASE, UARTA_WRITE_BASE	0x6007_0000	YES	YES	YES	YES	YES	YES	-
UART_REGS, UART_REGS_WRITE	UARTB_BASE, UARTB_WRITE_BASE	0x6007_2000	YES	YES	YES	YES	YES	YES	-
UART_REGS, UART_REGS_WRITE	UARTC_BASE, UARTC_WRITE_BASE	0x6007_4000	YES	YES	YES	YES	YES	YES	-
UART_REGS, UART_REGS_WRITE	UARTD_BASE, UARTD_WRITE_BASE	0x6007_6000	YES	YES	YES	YES	YES	YES	-
UART_REGS, UART_REGS_WRITE	UARTE_BASE, UARTE_WRITE_BASE	0x6007_8000	YES	YES	YES	YES	YES	YES	-
UART_REGS, UART_REGS_WRITE	UARTF_BASE, UARTF_WRITE_BASE	0x6007_A000	YES	YES	YES	YES	YES	YES	-
DCC_REGS	DCC1_BASE	0x6008_0000	YES	YES	YES	YES	YES	YES	-
DCC_REGS	DCC2_BASE	0x6008_1000	YES	YES	YES	YES	YES	YES	-
DCC_REGS	DCC3_BASE	0x6008_2000	YES	YES	YES	YES	YES	YES	-
ERROR_AGGREGATOR_C ONFIG_REGS	ERRORAGGREGATOR_BASE	0x6008_C000	YES	YES	YES	YES	YES	YES	-
ESM_CPU_REGS	ESMCPU1_BASE	0x6009_0000	YES	YES	YES	YES	YES	YES	-
ESM_CPU_REGS	ESMCPU2_BASE	0x6009_1000	YES	YES	YES	YES	YES	YES	-
ESM_CPU_REGS	ESMCPU3_BASE	0x6009_2000	YES	YES	YES	YES	YES	YES	-
ESM_SYSTEM_REGS	ESMSYSTEM_BASE	0x6009_F000	YES	YES	YES	YES	YES	YES	-
ESM_SAFETYAGG_REGS	ESMSAFETYAGG_BASE	0x600A_0000	YES	YES	YES	YES	YES	YES	-
WADI_CONFIG_REGS	WADI1BLK1CONFIG_BASE	0x600B_0000	YES	YES	YES	YES	YES	YES	-
WADI_CONFIG_REGS	WADI1BLK2CONFIG_BASE	0x600B_0100	YES	YES	YES	YES	YES	YES	-
WADI_CONFIG_REGS	WADI1BLK3CONFIG_BASE	0x600B_0200	YES	YES	YES	YES	YES	YES	-
WADI_CONFIG_REGS	WADI1BLK4CONFIG_BASE	0x600B_0300	YES	YES	YES	YES	YES	YES	-
WADI_OPER_SSS_REGS	WADI10PERSSS_BASE	0x600B_1000	YES	YES	YES	YES	YES	YES	-
WADI_CONFIG_REGS	WADI2BLK1CONFIG_BASE	0x600B_2000	YES	YES	YES	YES	YES	YES	-
WADI_CONFIG_REGS	WADI2BLK2CONFIG_BASE	0x600B_2100	YES	YES	YES	YES	YES	YES	-
WADI_CONFIG_REGS	WADI2BLK3CONFIG_BASE	0x600B_2200	YES	YES	YES	YES	YES	YES	-
WADI_CONFIG_REGS	WADI2BLK4CONFIG_BASE	0x600B_2300	YES	YES	YES	YES	YES	YES	-

276 Submit Document Feedback



|--|

	Table 7	-27. Peripheral Re	gisters Memory Map (c	continued	)				
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
WADI_OPER_SSS_REGS	WADI2OPERSSS_BASE	0x600B_3000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR1_FLAGS_BASE	0x600C_0000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR2_FLAGS_BASE	0x600C_1000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR3_FLAGS_BASE	0x600C_2000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR4_FLAGS_BASE	0x600C_3000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR5_FLAGS_BASE	0x600C_4000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR6_FLAGS_BASE	0x600C_5000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR7_FLAGS_BASE	0x600C_6000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR8_FLAGS_BASE	0x600C_7000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR9_FLAGS_BASE	0x600C_8000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR10_FLAGS_BASE	0x600C_9000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR11_FLAGS_BASE	0x600C_A000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR12_FLAGS_BASE	0x600C_B000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR13_FLAGS_BASE	0x600C_C000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR14_FLAGS_BASE	0x600C_D000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR15_FLAGS_BASE	0x600C_E000	YES	YES	YES	YES	YES	YES	-
OUTPUTXBAR_FLAG_REG S	OUTPUTXBAR16_FLAGS_BASE	0x600C_F000	YES	YES	YES	YES	YES	YES	-
XBAR_REGS	XBAR_BASE	0x600E_0000	YES	YES	YES	YES	YES	YES	-
DLT_FIFO_REGS	CPU1DLTFIFO_BASE	0x600F_8000	YES	YES	YES	YES	YES	YES	-
DLT_FIFO_REGS	CPU2DLTFIFO_BASE	0x600F_A000	YES	YES	YES	YES	YES	YES	-
DLT_FIFO_REGS	CPU3DLTFIFO_BASE	0x600F_C000	YES	YES	YES	YES	YES	YES	-
		vbus32_ap_cpu1, vb	us32_ap_cpu2, vbus32_ap_cpu3						
CPU_SYS_REGS	CPUSYS_BASE	0x3020_0000	-	YES	YES	YES	-	-	-
CPU_PER_CFG_REGS	CPUPERCFG_BASE	0x3020_8000	-	YES	YES	YES	-	-	-
WD_REGS	WD_BASE	0x3020_8C00	-	YES	YES	YES	-	-	-



	Table	1-21. Peripiteral Re	gisters memory map (	continueu	!	r	-		
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
CPUTIMER_REGS	CPUTIMER0_BASE	0x3021_8000	-	YES	YES	YES	-	-	-
CPUTIMER_REGS	CPUTIMER1_BASE	0x3021_9000	-	YES	YES	YES	-	-	-
CPUTIMER_REGS	CPUTIMER2_BASE	0x3021_A000	-	YES	YES	YES	-	-	-
CPU1_IPC_SEND_REGS	CPU1IPCSEND_BASE	0x3022_0000	-	YES	YES	YES	-	-	-
CPU2_IPC_SEND_REGS	CPU2IPCSEND_BASE	0x3022_8000	-	YES	YES	YES	-	-	-
CPU3_IPC_SEND_REGS	CPU3IPCSEND_BASE	0x3023_0000	-	YES	YES	YES	-	-	-
CPU1_IPC_RCV_REGS	CPU1IPCRCV_BASE	0x3024_0000	-	YES	YES	YES	-	-	-
CPU2_IPC_RCV_REGS	CPU2IPCRCV_BASE	0x3024_8000	-	YES	YES	YES	-	-	-
CPU3_IPC_RCV_REGS	CPU3IPCRCV_BASE	0x3025_0000	-	YES	YES	YES	-	-	-
GPIO_DATA_REGS	GPIODATA_BASE	0x3026_8000	-	YES	YES	YES	-	-	-
GPIO_DATA_READ_REGS	GPIODATAREAD_BASE	0x3026_9000	-	YES	YES	YES	-	-	-
XINT_REGS	XINT_BASE	0x3027_0000	-	YES	YES	YES	-	-	-
		,	/busp_cpu1						
SECAP_HANDLER_REGS	C29DEBUGSS_BASE	0x3001_8000	-	YES	-	-	-	-	-
LCM_REGS	LCM_CPU_BASE	0x3003_2000	-	YES	-	-	-	-	-
		vt	ous32_frame0						
EPWM_REGS	EPWM1_BASE	0x7000_0000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM1XCMP_BASE	0x7000_0400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM1DE_BASE	0x7000_0800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM1MINDBLUT_BASE	0x7000_0C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM2_BASE	0x7000_1000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM2XCMP_BASE	0x7000_1400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM2DE_BASE	0x7000_1800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM2MINDBLUT_BASE	0x7000_1C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM3_BASE	0x7000_2000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM3XCMP_BASE	0x7000_2400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM3DE_BASE	0x7000_2800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM3MINDBLUT_BASE	0x7000_2C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM4_BASE	0x7000_3000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM4XCMP_BASE	0x7000_3400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM4DE_BASE	0x7000_3800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM4MINDBLUT_BASE	0x7000_3C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM5_BASE	0x7000_4000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM5XCMP_BASE	0x7000_4400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM5DE_BASE	0x7000_4800	YES	YES	YES	YES	YES	YES	-



	Table 7	-27. Peripheral Re	gisters Memory Map (o	continued	)				
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
MINDB_LUT_REGS	EPWM5MINDBLUT_BASE	0x7000_4C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM6_BASE	0x7000_5000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM6XCMP_BASE	0x7000_5400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM6DE_BASE	0x7000_5800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM6MINDBLUT_BASE	0x7000_5C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM7_BASE	0x7000_6000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM7XCMP_BASE	0x7000_6400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM7DE_BASE	0x7000_6800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM7MINDBLUT_BASE	0x7000_6C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM8_BASE	0x7000_7000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM8XCMP_BASE	0x7000_7400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM8DE_BASE	0x7000_7800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM8MINDBLUT_BASE	0x7000_7C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM9_BASE	0x7000_8000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM9XCMP_BASE	0x7000_8400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM9DE_BASE	0x7000_8800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM9MINDBLUT_BASE	0x7000_8C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM10_BASE	0x7000_9000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM10XCMP_BASE	0x7000_9400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM10DE_BASE	0x7000_9800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM10MINDBLUT_BASE	0x7000_9C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM11_BASE	0x7000_A000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM11XCMP_BASE	0x7000_A400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM11DE_BASE	0x7000_A800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM11MINDBLUT_BASE	0x7000_AC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM12_BASE	0x7000_B000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM12XCMP_BASE	0x7000_B400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM12DE_BASE	0x7000_B800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM12MINDBLUT_BASE	0x7000_BC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM13_BASE	0x7000_C000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM13XCMP_BASE	0x7000_C400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM13DE_BASE	0x7000_C800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM13MINDBLUT_BASE	0x7000_CC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM14_BASE	0x7000_D000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM14XCMP_BASE	0x7000_D400	YES	YES	YES	YES	YES	YES	-



	Table 7	7-27. Peripheral Reg	isters Memory Map (	continued	)				
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
DE_REGS	EPWM14DE_BASE	0x7000_D800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM14MINDBLUT_BASE	0x7000_DC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM15_BASE	0x7000_E000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM15XCMP_BASE	0x7000_E400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM15DE_BASE	0x7000_E800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM15MINDBLUT_BASE	0x7000_EC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM16_BASE	0x7000_F000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM16XCMP_BASE	0x7000_F400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM16DE_BASE	0x7000_F800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM16MINDBLUT_BASE	0x7000_FC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM17_BASE	0x7001_0000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM17XCMP_BASE	0x7001_0400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM17DE_BASE	0x7001_0800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM17MINDBLUT_BASE	0x7001_0C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM18_BASE	0x7001_1000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM18XCMP_BASE	0x7001_1400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM18DE_BASE	0x7001_1800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM18MINDBLUT_BASE	0x7001_1C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM1XLINK_BASE	0x7004_0000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM1XCMPXLINK_BASE	0x7004_0400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM1DEXLINK_BASE	0x7004_0800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM1MINDBLUTXLINK_BASE	0x7004_0C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM2XLINK_BASE	0x7004_1000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM2XCMPXLINK_BASE	0x7004_1400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM2DEXLINK_BASE	0x7004_1800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM2MINDBLUTXLINK_BASE	0x7004_1C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM3XLINK_BASE	0x7004_2000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM3XCMPXLINK_BASE	0x7004_2400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM3DEXLINK_BASE	0x7004_2800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM3MINDBLUTXLINK_BASE	0x7004_2C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM4XLINK_BASE	0x7004_3000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM4XCMPXLINK_BASE	0x7004_3400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM4DEXLINK_BASE	0x7004_3800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM4MINDBLUTXLINK_BASE	0x7004_3C00	YES	YES	YES	YES	YES	YES	-
FPWM REGS	EPWM5XLINK BASE	0x7004 4000	YES	YES	YES	YES	YES	YES	-



	Table 7	-27. Peripheral Reg	gisters Memory Map (	continued	)				
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
EPWM_XCMP_REGS	EPWM5XCMPXLINK_BASE	0x7004_4400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM5DEXLINK_BASE	0x7004_4800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM5MINDBLUTXLINK_BASE	0x7004_4C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM6XLINK_BASE	0x7004_5000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM6XCMPXLINK_BASE	0x7004_5400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM6DEXLINK_BASE	0x7004_5800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM6MINDBLUTXLINK_BASE	0x7004_5C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM7XLINK_BASE	0x7004_6000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM7XCMPXLINK_BASE	0x7004_6400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM7DEXLINK_BASE	0x7004_6800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM7MINDBLUTXLINK_BASE	0x7004_6C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM8XLINK_BASE	0x7004_7000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM8XCMPXLINK_BASE	0x7004_7400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM8DEXLINK_BASE	0x7004_7800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM8MINDBLUTXLINK_BASE	0x7004_7C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM9XLINK_BASE	0x7004_8000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM9XCMPXLINK_BASE	0x7004_8400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM9DEXLINK_BASE	0x7004_8800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM9MINDBLUTXLINK_BASE	0x7004_8C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM10XLINK_BASE	0x7004_9000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM10XCMPXLINK_BASE	0x7004_9400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM10DEXLINK_BASE	0x7004_9800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM10MINDBLUTXLINK_BASE	0x7004_9C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM11XLINK_BASE	0x7004_A000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM11XCMPXLINK_BASE	0x7004_A400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM11DEXLINK_BASE	0x7004_A800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM11MINDBLUTXLINK_BASE	0x7004_AC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM12XLINK_BASE	0x7004_B000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM12XCMPXLINK_BASE	0x7004_B400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM12DEXLINK_BASE	0x7004_B800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM12MINDBLUTXLINK_BASE	0x7004_BC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM13XLINK_BASE	0x7004_C000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM13XCMPXLINK_BASE	0x7004_C400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM13DEXLINK_BASE	0x7004_C800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM13MINDBLUTXLINK_BASE	0x7004_CC00	YES	YES	YES	YES	YES	YES	-



	Table 7	-27. Peripheral Reg	isters Memory Map (	continued	)				
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
EPWM_REGS	EPWM14XLINK_BASE	0x7004_D000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM14XCMPXLINK_BASE	0x7004_D400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM14DEXLINK_BASE	0x7004_D800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM14MINDBLUTXLINK_BASE	0x7004_DC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM15XLINK_BASE	0x7004_E000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM15XCMPXLINK_BASE	0x7004_E400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM15DEXLINK_BASE	0x7004_E800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM15MINDBLUTXLINK_BASE	0x7004_EC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM16XLINK_BASE	0x7004_F000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM16XCMPXLINK_BASE	0x7004_F400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM16DEXLINK_BASE	0x7004_F800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM16MINDBLUTXLINK_BASE	0x7004_FC00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM17XLINK_BASE	0x7005_0000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM17XCMPXLINK_BASE	0x7005_0400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM17DEXLINK_BASE	0x7005_0800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM17MINDBLUTXLINK_BASE	0x7005_0C00	YES	YES	YES	YES	YES	YES	-
EPWM_REGS	EPWM18XLINK_BASE	0x7005_1000	YES	YES	YES	YES	YES	YES	-
EPWM_XCMP_REGS	EPWM18XCMPXLINK_BASE	0x7005_1400	YES	YES	YES	YES	YES	YES	-
DE_REGS	EPWM18DEXLINK_BASE	0x7005_1800	YES	YES	YES	YES	YES	YES	-
MINDB_LUT_REGS	EPWM18MINDBLUTXLINK_BASE	0x7005_1C00	YES	YES	YES	YES	YES	YES	-
HRPWMCAL_REGS	HRPWMCAL1_BASE	0x7008_0000	YES	YES	YES	YES	YES	YES	-
HRPWMCAL_REGS	HRPWMCAL2_BASE	0x7008_1000	YES	YES	YES	YES	YES	YES	-
HRPWMCAL_REGS	HRPWMCAL3_BASE	0x7008_2000	YES	YES	YES	YES	YES	YES	-
EQEP_REGS	EQEP1_BASE	0x7008_8000	YES	YES	YES	YES	YES	YES	-
EQEP_REGS	EQEP2_BASE	0x7008_9000	YES	YES	YES	YES	YES	YES	-
EQEP_REGS	EQEP3_BASE	0x7008_A000	YES	YES	YES	YES	YES	YES	-
EQEP_REGS	EQEP4_BASE	0x7008_B000	YES	YES	YES	YES	YES	YES	-
EQEP_REGS	EQEP5_BASE	0x7008_C000	YES	YES	YES	YES	YES	YES	-
EQEP_REGS	EQEP6_BASE	0x7008_D000	YES	YES	YES	YES	YES	YES	-
SDFM_REGS	SDFM1_BASE	0x7009_0000	YES	YES	YES	YES	YES	YES	-
SDFM_REGS	SDFM2_BASE	0x7009_1000	YES	YES	YES	YES	YES	YES	-
SDFM_REGS	SDFM3_BASE	0x7009_2000	YES	YES	YES	YES	YES	YES	-
SDFM_REGS	SDFM4_BASE	0x7009_3000	YES	YES	YES	YES	YES	YES	-
ADC_REGS	ADCA_BASE	0x700A_0000	YES	YES	YES	YES	YES	YES	-
ADC REGS	ADCB BASE	0x700A 1000	YES	YES	YES	YES	YES	YES	<u> </u>



	Table 7	-27. Peripheral Re	gisters Memory Map (o	ontinued	)				
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
ADC_REGS	ADCC_BASE	0x700A_2000	YES	YES	YES	YES	YES	YES	-
ADC_REGS	ADCD_BASE	0x700A_3000	YES	YES	YES	YES	YES	YES	-
ADC_REGS	ADCE_BASE	0x700A_4000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK1_BASE	0x700B_0000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK2_BASE	0x700B_1000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK3_BASE	0x700B_2000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK4_BASE	0x700B_3000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK5_BASE	0x700B_4000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK6_BASE	0x700B_5000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK7_BASE	0x700B_6000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK8_BASE	0x700B_7000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK9_BASE	0x700B_8000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_REGS	ADCSAFETYCHECK10_BASE	0x700B_9000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_INTEV T_REGS	ADCSAFETYCHECKINTEVT1_BASE	0x700C_0000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_INTEV T_REGS	ADCSAFETYCHECKINTEVT2_BASE	0x700C_1000	YES	YES	YES	YES	YES	YES	-
ADC_SAFECHECK_INTEV T_REGS	ADCSAFETYCHECKINTEVT3_BASE	0x700C_2000	YES	YES	YES	YES	YES	YES	-
ADC_GLOBAL_REGS	ADCGLOBAL_BASE	0x700C_8000	YES	YES	YES	YES	YES	YES	-
DAC_REGS	DACA_BASE	0x700D_0000	YES	YES	YES	YES	YES	YES	-
DAC_REGS	DACB_BASE	0x700D_1000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS1_BASE	0x700E_0000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS2_BASE	0x700E_1000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS3_BASE	0x700E_2000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS4_BASE	0x700E_3000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS5_BASE	0x700E_4000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS6_BASE	0x700E_5000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS7_BASE	0x700E_6000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS8_BASE	0x700E_7000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS9_BASE	0x700E_8000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS10_BASE	0x700E_9000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS11_BASE	0x700E_A000	YES	YES	YES	YES	YES	YES	-
CMPSS_REGS	CMPSS12_BASE	0x700E_B000	YES	YES	YES	YES	YES	YES	-
ECAP_REGS	ECAP1_BASE	0x7010_0000	YES	YES	YES	YES	YES	YES	-
ECAP_SIGNAL_MONITORI NG	ECAP1SIGNALMONITORING_BASE	0x7010_0080	YES	YES	YES	YES	YES	YES	-



Table / - 2/. Felipileial Neulsiels Welliviv Wab (Collinged)
--

Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
ECAP_REGS	ECAP2_BASE	0x7010_1000	YES	YES	YES	YES	YES	YES	-
ECAP_SIGNAL_MONITORI NG	ECAP2SIGNALMONITORING_BASE	0x7010_1080	YES	YES	YES	YES	YES	YES	-
ECAP_REGS	ECAP3_BASE	0x7010_2000	YES	YES	YES	YES	YES	YES	-
ECAP_SIGNAL_MONITORI NG	ECAP3SIGNALMONITORING_BASE	0x7010_2080	YES	YES	YES	YES	YES	YES	-
ECAP_REGS	ECAP4_BASE	0x7010_3000	YES	YES	YES	YES	YES	YES	-
ECAP_SIGNAL_MONITORI NG	ECAP4SIGNALMONITORING_BASE	0x7010_3080	YES	YES	YES	YES	YES	YES	-
ECAP_REGS	ECAP5_BASE	0x7010_4000	YES	YES	YES	YES	YES	YES	-
HRCAP_REGS	HRCAP5_BASE	0x7010_4040	YES	YES	YES	YES	YES	YES	-
ECAP_SIGNAL_MONITORI NG	ECAP5SIGNALMONITORING_BASE	0x7010_4080	YES	YES	YES	YES	YES	YES	-
ECAP_REGS	ECAP6_BASE	0x7010_5000	YES	YES	YES	YES	YES	YES	-
HRCAP_REGS	HRCAP6_BASE	0x7010_5040	YES	YES	YES	YES	YES	YES	-
ECAP_SIGNAL_MONITORI NG	ECAP6SIGNALMONITORING_BASE	0x7010_5080	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONFIG_RE GS	CLB1_LOGICCFG_BASE	0x7012_0000	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONTROL_R EGS	CLB1_LOGICCTRL_BASE	0x7012_0200	YES	YES	YES	YES	YES	YES	-
CLB_DATA_EXCHANGE_R EGS	CLB1_DATAEXCH_BASE	0x7012_0300	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONFIG_RE GS	CLB2_LOGICCFG_BASE	0x7012_1000	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONTROL_R EGS	CLB2_LOGICCTRL_BASE	0x7012_1200	YES	YES	YES	YES	YES	YES	-
CLB_DATA_EXCHANGE_R EGS	CLB2_DATAEXCH_BASE	0x7012_1300	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONFIG_RE GS	CLB3_LOGICCFG_BASE	0x7012_2000	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONTROL_R EGS	CLB3_LOGICCTRL_BASE	0x7012_2200	YES	YES	YES	YES	YES	YES	-
CLB_DATA_EXCHANGE_R EGS	CLB3_DATAEXCH_BASE	0x7012_2300	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONFIG_RE GS	CLB4_LOGICCFG_BASE	0x7012_3000	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONTROL_R EGS	CLB4_LOGICCTRL_BASE	0x7012_3200	YES	YES	YES	YES	YES	YES	-
CLB_DATA_EXCHANGE_R EGS	CLB4_DATAEXCH_BASE	0x7012_3300	YES	YES	YES	YES	YES	YES	-



	SPRSP93	– NOV	EMBER	202
--	---------	-------	-------	-----

	Table	7-27. Peripheral Re	egisters Memory Map (c	ontinued	)				
Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
CLB_LOGIC_CONFIG_RE GS	CLB5_LOGICCFG_BASE	0x7012_4000	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONTROL_R EGS	CLB5_LOGICCTRL_BASE	0x7012_4200	YES	YES	YES	YES	YES	YES	-
CLB_DATA_EXCHANGE_R EGS	CLB5_DATAEXCH_BASE	0x7012_4300	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONFIG_RE GS	CLB6_LOGICCFG_BASE	0x7012_5000	YES	YES	YES	YES	YES	YES	-
CLB_LOGIC_CONTROL_R EGS	CLB6_LOGICCTRL_BASE	0x7012_5200	YES	YES	YES	YES	YES	YES	-
CLB_DATA_EXCHANGE_R EGS	CLB6_DATAEXCH_BASE	0x7012_5300	YES	YES	YES	YES	YES	YES	-
PMBUS_REGS	PMBUSA_BASE	0x7014_8000	YES	YES	YES	YES	YES	YES	-
I2C_REGS	I2CA_BASE	0x7015_0000	YES	YES	YES	YES	YES	YES	-
I2C_REGS	I2CB_BASE	0x7015_1000	YES	YES	YES	YES	YES	YES	-
SPI_REGS	SPIA_BASE	0x7015_8000	YES	YES	YES	YES	YES	YES	-
SPI_REGS	SPIB_BASE	0x7015_9000	YES	YES	YES	YES	YES	YES	-
SPI_REGS	SPIC_BASE	0x7015_A000	YES	YES	YES	YES	YES	YES	-
SPI_REGS	SPID_BASE	0x7015_B000	YES	YES	YES	YES	YES	YES	-
SPI_REGS	SPIE_BASE	0x7015_C000	YES	YES	YES	YES	YES	YES	-
FSI_TX_REGS	FSITXA_BASE	0x7018_0000	YES	YES	YES	YES	YES	YES	-
FSI_TX_REGS	FSITXB_BASE	0x7018_1000	YES	YES	YES	YES	YES	YES	-
FSI_TX_REGS	FSITXC_BASE	0x7018_2000	YES	YES	YES	YES	YES	YES	-
FSI_TX_REGS	FSITXD_BASE	0x7018_3000	YES	YES	YES	YES	YES	YES	-
FSI_RX_REGS	FSIRXA_BASE	0x7018_8000	YES	YES	YES	YES	YES	YES	-
FSI_RX_REGS	FSIRXB_BASE	0x7018_9000	YES	YES	YES	YES	YES	YES	-
FSI_RX_REGS	FSIRXC_BASE	0x7018_A000	YES	YES	YES	YES	YES	YES	-
FSI_RX_REGS	FSIRXD_BASE	0x7018_B000	YES	YES	YES	YES	YES	YES	-
EPG_REGS	EPG_BASE	0x701C_0000	YES	YES	YES	YES	YES	YES	-
EPG_MUX_REGS	EPGMUX_BASE	0x701C_0200	YES	YES	YES	YES	YES	YES	-
	L		vbusp_ssu						
SSU_GEN_REGS	SSUGEN_BASE	0x3008_0000	-	YES	YES	YES	-	-	YES
SSU_CPU1_CFG_REGS	SSUCPU1CFG_BASE	0x3008_1000	-	YES	-	-	-	-	-
SSU_CPU2_CFG_REGS	SSUCPU2CFG_BASE	0x3008_2000	-	YES	YES	-	-	-	-
SSU_CPU3_CFG_REGS	SSUCPU3CFG_BASE	0x3008_3000	-	YES	-	YES	-	-	-
SSU_CPU1_AP_REGS	SSUCPU1AP_BASE	0x3008_7000	-	YES	-	-	-	-	-
SSU_CPU2_AP_REGS	SSUCPU2AP_BASE	0x3008_8000	-	YES	YES	-	-	-	-



Table 7-27. Peri	pheral Registers	s Memory Ma	p (continued)

Structure	DriverLib Name	Base Address	Frame Applicable	CPU1	CPU2	CPU3	RTDMA1	RTDMA2	HSM
SSU_CPU3_AP_REGS	SSUCPU3AP_BASE	0x3008_9000	-	YES	-	YES	-	-	-
soc_to_hsm_bridge									
HSM_DTHE_REGS	DTHE_BASE	0x3028_0000	-	YES	YES	YES	YES	YES	-
HSM_DTHE_CRC_S_REG S	CRCS_BASE	0x3028_1000	-	YES	YES	YES	YES	YES	-
HSM_DTHE_CRC_P_REG S	CRCP_BASE	0x3028_2000	-	YES	YES	YES	YES	YES	-
HSM_SHA_S_REGS	SHAS_BASE	0x3028_4000	-	YES	YES	YES	YES	YES	-
HSM_SHA_P_REGS	SHAP_BASE	0x3028_5000	-	YES	YES	YES	YES	YES	-
HSM_AES_S_REGS	AESS_BASE	0x3028_6000	-	YES	YES	YES	YES	YES	-
HSM_AES_P_REGS	AESP_BASE	0x3028_7000	-	YES	YES	YES	YES	YES	-
HSM_SM4_REGS	SM4_BASE	0x3028_8000	-	YES	YES	YES	YES	YES	-
HSM_SM3_REGS	SM3_BASE	0x3028_9000	-	YES	YES	YES	YES	YES	-
HSM_TRNG_REGS	TRNG_BASE	0x3028_A000	-	YES	YES	YES	YES	YES	-
HSM_PKE_REGS	PKE_BASE	0x3029_0000	-	YES	YES	YES	YES	YES	-



# 7.6 Identification

Table 7-28 lists the Device Identification Registers. Additional information on these device identification registers can be found in the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual*. See the register descriptions of PARTIDH and PARTIDL for identification of production status and other device information.

NAME	ADDRESS	SIZE (x8)		DESCRIPTION	
	0x3018 0024	4	Device part identification number		
			F29H850TU9	0x08FF 0C00	
			F29H859TU8	0x08FD 0C00	
			F29H859TM8	0x08ED 0C00	
			F29H850DU7	0x08DF 0C00	
PARTIDH			F29H859DU6	0x08DD 0C00	
			F29H850DM7	0x08CF 0C00	
			F29H859DM6	0x08CD 0C00	
			F29P589DU5	0x087E 0C00	
			F29P580DM5	0x086F 0C00	
			F29P589DM5	0x086E 0C00	
	0x3018 0028	4	Silicon revision number		
KEVID			Revision 0	0x0000 0000	

Table 7-2	8 Device	Identification	Registers
	O. DEVICE	achuncation	Registers



# 7.7 Boot ROM

The purpose of this section is to explain the boot read-only memory (ROM) code functionality for the C29x CPU core's, including the boot procedure. This section also discusses the functions and features of the boot ROM code, and provides details about the ROM memory-map contents. On every reset, the device executes a boot sequence in the ROM depending on the reset type and boot configuration. This sequence initializes the device to run the application code. For the CPU, the boot ROM also contains peripheral bootloaders that can be used to load an application into RAM. These bootloaders can be disabled for safety or security purposes.

See Table 7-29 for details on available boot features for the C29x CPU. Additionally, Table 7-30 shows the sizes of the various ROMs on the device.

BOOT FEATURE	CPU
Initial boot process	Device reset
Boot mode selection	GPIOs
	Flash boot
	RAM boot
	Wait boot
	Parallel IO
Boot modes supported	CAN
	CAN-FD
	12C
	SPI
	UART

## Table 7-29. Boot System Overview

## Table 7-30. ROM Memory

ROM	SIZE
CPU1 boot ROM	128KB
CPU2 boot ROM	32KB
CPU3 boot ROM	32KB


### 7.7.1 Device Boot Sequence

Table 7-31 describes the general boot ROM procedure each time the CPU1 core is reset.

During boot, boot ROM code updates a boot status location in RAM that details the actions taken during this process. Refer to the *Boot Status Information* section in the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual* for more details.

STEP	CPU1 ACTION
1	Flash Read Interface (FRI) wait state configuration
2	Enable Watchdog
3	Zone0 full debug password configured from OTP into SSU registers
4	UID (Unique ID) is configured from OTP into SSU registers
5	On PORESETn only, All CPU RAMs (LPAx,LDAx, CPAx and CDAx) are initialized
6	Critical Trims (APLL, PMM, OSC, Flash) are loaded from OTP and device configuration registers are programmed
7	ESM configurations are performed for Group0 events
8	SIC (Safe Interconnect) is enabled
9	UPP (User Protection Policy) revision from User-OTP is configured into SSU register
10	Error status pin configuration input from User-OTP is configured
11	External crystal power-up if enabled in User-OTP
12	Reading the Device Configurations from OTP into DCx Registers
13	Load non-critical (ADC, DAC) trims
14	<ul><li>SSU configurations based on User-OTP inputs which include:</li><li>1. SSU register self-test</li><li>2. SSU register configurations</li></ul>
15	Lock DCx (Device Configuration), PARTID, MCUCNF26 and PERxSYSCONFIG (Peripheral System Configuration) registers
16	Wait for RAM initialization, done only on PORESETn
17	Clear PORRESETn and XRSn reset cause on PORESETn and only clear XRSn reset cause on XRSn
18	Pull-ups are enabled on unbonded IOs
19	The boot mode GPIO pins are polled to determine the boot mode to run. Boot loader is executed based on boot mode/configurations. Refer to Section 7.7.4.2 for a flow chart of the boot sequences.
20	RAMOPEN for LINK1 which includes: LPA0 and LDA0-7
21	Lock and Commit LINK1 RAMPOPEN by writing to SSU registers based on User-OTP inputs
22	APR's (Access Protection Regions) are set from User-OTP configurations
23	Disable watchdog for Link1 bootloaders execution
24	Bootloader process under Link1 execution
25	Clear Link1 RAMOPEN
26	Jump to C29 Application Link2

#### Table 7-31. CPU1 Boot ROM Sequence



## 7.7.2 Device Boot Modes

This section explains the default boot modes, as well as all the available custom boot modes supported on this device. The boot ROM uses the boot mode select, general purpose input/output (GPIO) pins to determine the boot mode configuration.

#### 7.7.2.1 Default Boot Modes

Table 7-32 shows the boot mode options available for selection by the default boot mode select pins. Users have the option to program the device to customize the boot modes selectable in the boot-up table as well as the boot mode select pin GPIOs used. Default BMSP (Boot Mode Select Pin) used are GPIO72 (BMSP1) and GPIO84 (BMSP0).

BOOT MODE	GPIO72 (DEFAULT BOOT MODE SELECT PIN 1)	GPIO84 (DEFAULT BOOT MODE SELECT PIN 0)	
Parallel IO	0	0	
UART	0	1	
CAN	1	0	
Flash	1	1	

Refer to Section 7.7.3 for details of boot configurations.

Refer to the *Bootloaders* section in the ROM Code and Peripheral Booting chapter of the *F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual* for details of the boot modes that use a peripheral boot loader.

Refer to Section 7.7.5 for GPIOs used for selecting the boot modes.

#### Note

All the peripheral boot modes that are supported use the first instance of the peripheral module (SPIA, I2CA, CANA, and so forth). Whenever these boot modes are referred to in this section, such as SPI boot, the mode is actually referring to the first module instance, which means the SPI boot on the SPIA port. The same applies to the other peripheral boot modes.



#### 7.7.2.2 Custom Boot Modes

Once the user programs a custom boot table in user OTP, an entry in the custom table is used for booting. Users can customize the boot mode select pins in the end system design by programming the BOOTPIN\_CONFIG location in user OTP. This allows customers to use 0, 1, 2, or 3 boot mode select pins as needed. You can also customize the boot definition table and indicate which location to boot from by programming the boot mode definition table in the BOOTDEF location of user OTP. Table 7-33 show the options for various boot modes.

#### Note

All peripheral boot modes supported in Table 7-33 use the first instance of the peripheral modules (that is SPIA, I2CA, and so on).

Table 7-33. CPUT BOOL Modes					
BOOT MODE NUMBER	BOOT MODES				
0	Parallel				
1	UART				
2	CAN				
3	Flash				
4	Wait				
5	RAM				
6	SPI				
7	I2C				
8	CAN-FD				

Table	7-33.	CPU1	Boot	Modes
Table	1-00.		DUUL	Modes

## 7.7.3 Device Boot Configurations

This section details what boot configurations are available and how to configure them. This device supports from zero boot mode select pins up to three boot mode select pins and from one configured boot mode up to eight configured boot modes.

To change and configure the device from the default settings to custom settings for your application, use the following process:

- 1. Determine all the various ways you want application to be able to boot. (For example: Primary boot option of Flash boot for your main application, secondary boot option of CAN boot for firmware updates, tertiary boot option of SPI boot for debugging, and so on.)
- Based on the number of boot modes needed, determine how many boot mode select pins (BMSPs) are required to select between your selected boot modes. (For example: Two BMSPs are required to select between three boot mode options.)
- 3. Assign the required BMSPs to a physical GPIO pin. (For example, BMSP0 to GPIO10, BMSP1 to GPIO51, and BMSP2 left as default that is disabled.). Refer to Section 7.7.3.1 for all the details on performing these configurations.
- 4. Assign the determined boot mode definitions to indexes in your custom boot table that correlate to the decoded value of the BMSPs. For example, BOOTDEF0 = Boot to Flash, BOOTDEF1 = CAN Boot, BOOTDEF2 = SPI Boot; all other BOOTDEFx remain as default/nothing). Refer to Section 7.7.3.2 for all the details on setting up and configuring the custom boot mode table.



### 7.7.3.1 Configuring Boot Mode Pins

This section explains how the boot mode select pins are customized by the user, by programming the BOOTPIN\_CONFIG location (refer to Table 7-34), in the user-configurable OTP. The location in the OTP is BOOTPIN-CONFIG. When debugging, EMU\_BOOTPIN\_CONFIG register in SSU\_GEN\_REGS is the emulation equivalent of BOOTPIN\_CONFIG, and can be programmed to experiment with different boot modes without writing to OTP. The device can be programmed to use **zero**, **one**, **two**, or **three** boot mode select pins as needed.

BMSP configuration and boot definition table is either read from User-OTP or SSU registers based on debugger connection status as explained below:

- If the debugger is connected, then the emulation boot flow is followed, where the following SSU registers are used to determine GPIO to be used:
  - EMU\_BOOTPIN\_CONFIG
  - EMU\_BOOTDEF\_LOW
  - EMU\_BOOTDEF\_HIGH
- If the debugger is not connected, then the following User-OTP locations are used to determine the boot modes:
  - BOOTPIN\_CONFIG
  - BOOTDEF LOW
  - BOOTDEF\_HIGH

## Table 7-34. BOOTPIN-CONFIG Bit Fields

BIT	NAME	DESCRIPTION
31:24	Кеу	Write 0x5A to these 8-bits to tell the boot ROM code that the bits in this register are valid.
23:16	Boot Mode Select Pin 2 (BMSP2)	Refer to BMSP0 description.
15:8	Boot Mode Select Pin 1 (BMSP1)	Refer to BMSP0 description.
7:0	Boot Mode Select Pin 0 (BMSP0)	Set to the GPIO pin to be used during boot (GPIO0 up to GPIO254). 0x0 = GPIO0 0x01 = GPIO1, and so on. Writing 0xFF disables this BMSP and this pin is no longer used to select the boot mode.

#### Note

GPIO that can be either digital and analog type pins, digital type inputs are possible on these pins provided the software writes to the GPIOHAMSEL register bits.

The following GPIOs that are not available on any package cannot be used as a boot mode select pin. If selected for a particular BMSP, the boot ROM automatically selects the factory default GPIOs for BMSP0 and BMSP1. Factory default for BMSP2 is 0xFF, which disables the BMSP.



BOOTPIN_CONFIG KEY	BMSP0	BMSP1	BMSP2	REALIZED BOOT MODE
!= 0x5A	Don't Care	Don't Care	Don't Care	Boot as defined by the factory default BMSPs.
	0xFF	0xFF	0xFF	Boot as defined in the boot table for boot mode 0 (All BMSPs disabled).
	Valid GPIO	0xFF	0xFF	Boot as defined by the value of BMSP0 (BMSP1 and BMSP2 disabled).
	0xFF	Valid GPIO	0xFF	Boot as defined by the value of BMSP1 (BMSP0 and BMSP2 disabled).
	0xFF	0xFF	Valid GPIO	Boot as defined by the value of BMSP2 (BMSP0 and BMSP1 disabled)
	Valid GPIO	Valid GPIO	0xFF	Boot as defined by the values of BMSP0 and BMSP1 (BMSP2 disabled).
	Valid GPIO	0xFF	Valid GPIO	Boot as defined by the values of BMSP0 and BMSP2 (BMSP1 disabled).
= 0x5A	0xFF	Valid GPIO	Valid GPIO	Boot as defined by the values of BMSP1 and BMSP2 (BMSP0 disabled).
	Valid GPIO	Valid GPIO	Valid GPIO	Boot as defined by the values of BMSP0, BMSP1, and BMSP2.
	Invalid GPIO Valid GPIO	Valid GPIO	Valid GPIO	BMSP0 is reset to the factory default BMSP0 GPIO. Boot as defined by the values of BMSP0, BMSP1, and BMSP2.
		Invalid GPIO	Valid GPIO	BMSP1 is reset to the factory default BMSP1 GPIO. Boot as defined by the values of BMSP0, BMSP1, and BMSP2.
	Valid GPIO	Valid GPIO	Invalid GPIO	BMSP2 is reset to the factory default state, which is disabled. Boot as defined by the values of BMSP0 and BMSP1.

## Table 7-35. Stand-alone Boot Mode Select Pin Decoding

## Note

When decoding the boot mode, BMSP0 is the least-significant bit and BMSP2 is the most-significant bit of the boot table index value. It is recommended when disabling BMSPs to start with disabling BMSP2. For example, in an instance when only using BMSP2 (BMSP1 and BMSP0 are disabled), then only the boot table indexes of 0 and 4 are selectable. In the instance when using only BMSP0, then the selectable boot table indexes are 0 and 1.



#### 7.7.3.2 Configuring Boot Mode Table Options

This section explains how to configure the boot definition table, BOOTDEF, for the device and the associated boot options (refer to Table 7-36). The 64-bit location is located in user-configurable OTP in the BOOTDEF\_LOW and BOOTDEF\_HIGH locations. When debugging, EMU\_BOOTDEF\_LOW and EMU\_BOOTDEF\_HIGH are the emulation equivalents of BOOTDEF\_LOW and BOOTDEF\_HIGH, and can be programmed to experiment with different boot mode options without writing to OTP.

The range of customization to the boot definition table depends on how many boot mode select pins (BMSP) are being used. For example, 0 BMSPs equals to 1 table entry, 1 BMSP equals to 2 table entries, 2 BMSPs equals to 4 table entries, and 3 BMSPs equals to 8 table entries.

BOOTDEF NAME	BYTE POSITION	NAME	DESCRIPTION
	7:0	[3:0] BOOT_DEF0 Mode	Set the boot mode number from Section 7.7.2.2. Any unsupported boot mode causes the device to either go to wait boot (debugger connected) or boot to Flash (stand-alone).
BOOT_DEFU	7.0	[7:4] BOOT_DEF0 Options Set alternate/a [7:4] BOOT_DEF0 Options GPIOs for a proposed point. Refer to	Set alternate/additional boot options. This can include changing the GPIOs for a particular boot peripheral or specifying a different Flash entry point. Refer to Section 7.7.5 for valid BOOTDEF values to set in the table.
BOOT_DEF1	15:8	BOOT_DEF1 Mode/Options	
BOOT_DEF2	23:16	BOOT_DEF2 Mode/Options	
BOOT_DEF3	31:24	BOOT_DEF3 Mode/Options	
BOOT_DEF4	39:32	BOOT_DEF4 Mode/Options	Refer to BOOT_DEF0 description.
BOOT_DEF5	47:40	BOOT_DEF5 Mode/Options	
BOOT_DEF6	55:48	BOOT_DEF6 Mode/Options	
BOOT_DEF7	63:56	BOOT_DEF7 Mode/Options	

## Table 7-36. BOOTDEF Bit Fields



## 7.7.4 Device Boot Flow Diagrams

This section details the C29 CPU boot flow diagrams for stand-alone and emulation boot flows.

#### 7.7.4.1 Device Boot Flow

The following flow diagrams describe how the device boots up after PORESETn. HSM starts up first and then releases reset to CPU1. Detailed CPU1 boot flow is explained in later sections and for detailed HSM boot flow refer to HSM User Guide.



Figure 7-5. HS-FS Device Boot Flow Diagram



Figure 7-6. HS-SE Secure Boot Flow Diagram



#### 7.7.4.2 CPU1 Boot Flow

Upon reset, CPU1 follows the boot flow shown in Figure 7-7. Depending on whether a JTAG debugger is connected to the device, the CPU1 either continues booting following the emulation boot flow or the stand-alone boot flow.



Figure 7-7. Device Boot Flow from Reset to System Boot





Figure 7-8. System Boot Flow to Application Code



### 7.7.4.3 Emulation Boot Flow

Figure 7-9 shows the emulation boot flow when JTAG debugger is connected and emulation boot is enabled in SECCFG User OTP.







## 7.7.4.4 Stand-alone Boot Flow

Figure 7-10 shows the stand-alone boot flow for CPU1 when no JTAG debugger is connected to the device.







## 7.7.5 GPIO Assignments

This section details the GPIOs and boot option values used for boot mode set in the BOOT\_DEF memory location located at BOOTDEF\_LOW and BOOTDEF\_HIGH. Refer to Section 7.7.3.2 on how to configure BOOT\_DEFx. When selecting a boot mode option, make sure to verify that the necessary pins are available in the pin mux options for the specific device package being used.

Default boot mode GPIO pins:

- Boot mode pin 0 GPIO84
- Boot mode pin 1 GPIO72

Guidelines on boot pin selection:

- Avoid pins that have PWM functionality.
- Cannot be analog or USB pins.
- Boot mode select pins and default boot peripheral pins can be available on all packages.
- Avoid JTAG emulation pins and crystal pins.
- Boot mode select pins can be inputs.
- Pins cannot have PHY bootstrap functionality.

OPTION	BOOTDEF VALUE	D0–D7 GPIO	C29x (DSP) CONTROL GPIO	HOST CONTROL GPIO	PACKAGE SUPPORTED
0 (default)	0x00	D0 - GPIO0	GPIO15	GPIO16	All
		D1 - GPIO1			
		D2 - GPIO2			
		D3 - GPIO3			
		D4 - GPIO4			
		D5 - GPIO10			
		D6 - GPIO11			
		D7 - GPIO12			
1	0x20	D0 - GPIO17	GPIO4	GPIO5	All
		D1 - GPIO18			
		D2 - GPIO22			
		D3 - GPIO23			
		D4 - GPIO25			
		D5 - GPIO26			
		D6 - GPIO29			
		D7 - GPIO30			

### Table 7-37. Parallel Boot Options

#### Table 7-38. UART Boot Options

			•	
OPTION	BOOTDEF VALUE	ТХ	RX	PACKAGE SUPPORTED
0	0x01	GPIO42	GPIO43	All
1	0x21	GPIO38	GPIO39	176-QFP, 256-BGA
2	0x41	GPIO2	GPIO3	All
3	0x61	GPIO38	GPIO3	All
4	0x81	GPIO84	GPIO85	256-BGA



#### F29H859TU-Q1, F29H850TU SPRSP93 - NOVEMBER 2024

Table 7-39. CAN Boot Options						
OPTION	BOOTDEF VALUE	CANTXA GPIO	CANRXA GPIO	PACKAGE SUPPORTED		
0 (default)	0x02	GPIO64	GPIO65	All		
1	0x22	GPIO234	GPIO235	144-QFP, 176-QFP, 256-BGA		
3	0x42	GPIO64	GPIO235	144-QFP, 176-QFP, 256-BGA		
4	0x62	GPIO234	GPIO65	144-QFP, 176-QFP, 256-BGA		

## Table 7-40. SPI Boot Options

OPTION	BOOTDEF VALUE	SPIPICOA	SPIPOCIA	SPICLKA	SPISTEA	PACKAGE SUPPORTED
0	0x06	GPIO58	GPIO59	GPIO60	GPIO61	All
1	0x26	GPIO16	GPIO17	GPIO60	GPIO19	144-QFP, 176-QFP, 256-BGA
2	0x46	GPIO32	GPIO33	GPIO34	GPIO35	256-BGA
3	0x66	GPIO54	GPIO55	GPIO56	GPIO57	176-QFP, 256-BGA

## Table 7-41, I2C Boot Options

OPTION	BOOTDEF VALUE	SDAA GPIO	SCLA GPIO	PACKAGE SUPPORTED
0	0x07	GPIO0	GPIO1	All
1	0x27	GPIO32	GPIO33	256-BGA
2	0x47	GPIO42	GPIO43	All
3	0x67	GPIO56	GPIO57	144-QFP, 176-QFP, 256-BGA

## Table 7-42. CAN-FD Boot Options

OPTION	BOOTDEF VALUE	MCAN TX	MCAN RX	PACKAGE SUPPORTED
0	0x08	GPIO64	GPIO65	All
1	0x28	GPIO234	GPIO235	144-QFP, 176-QFP, 256-BGA
2	0x48	GPIO64	GPIO235	144-QFP, 176-QFP, 256-BGA
3	0x68	GPIO234	GPIO65	144-QFP, 176-QFP, 256-BGA



## 7.8 Security Modules and Cryptographic Accelerators

## 7.8.1 Security Modules

This chapter explains security modules for the C29x cores found on this MCU.

#### 7.8.1.1 Hardware Security Module (HSM)

The Hardware Security Module (HSM) is a self-contained subsystem within the device that provides security and cryptographic functions. The host C29x subsystem interfaces with the HSM subsystem to perform the cryptographic operations required for code authentication, secure boot, secure firmware upgrades and encrypted run-time communications. A high-level view of the various subsystems in this device, with the HSM subsystem highlighted, is shown in Figure 7-11.





**ADVANCE INFORMATION** 

At the center of the HSM is an ARM<sup>®</sup> Cortex<sup>®</sup>-M4 CPU running at 100MHz, with embedded SRAM, ROM, and up to 512KB of Flash memory. The Real-Time DMA (RTDMA) module enables fast data transfers between the HSM CPU and SRAM, HSM and application Flash memory banks, secure mailbox, and cryptographic engines.

The Security Manager module hosts the root-of-trust keys, defines the secure access mechanisms, controls the debug firewalls, and performs the security override sequences to establish protection of security assets if debug or failure-analysis operation is required.

The HSM includes a set of accelerator engines for executing cryptographic algorithms. These engines enable fast execution of symmetric encryption algorithms, hash functions, asymmetric encryption algorithms for public key infrastructure, and a true random number generator (TRNG). The Data Transform and Hashing Engine (DTHE) interfaces between the CPU and the cryptographic accelerators, providing interrupt and RTDMA trigger management and essential functions such as CRC and checksum computation.

In addition, the HSM provides peripheral modules to aid various security functions: timers, a real-time counter, a watchdog, DCC for clock monitoring, and ESM for error handling.

Communication between the HSM and the host application cores happens over a secure mailbox interface. The HSM controls various secure firewalls in the device, including the secure mailbox, cryptographic engines, shared RAM, and device Flash memory.

#### 7.8.1.2 Cryptographic Accelerators

The Hardware Security Manager (HSM) includes several hardware accelerators to enable fast execution of key cryptographic algorithms. These engines are described in Table 7-43. For a hardware description and usage instructions for the cryptographic accelerator engines and the Data Transform and Hash Engine (DTHE), see the *Cryptographic Hardware Accelerators User's Guide*.

Engine	Algorithms Supported	
AES (Advanced Encryption Standard)	Symmetric Algorithms: AES-128, AES-192, AES-256 Cipher modes: ECB, CTR, CBC, CFB, OFB, CCM, GCM Authentication: CBC-MAC	
SM4	Symmetric Algorithms: SM4	
PKE (Public Key Engine)	High-performance PKE for large-vector math/modulus operation Ciphers: RSA-2048, RSA-3092, RSA-4096, ECC (Curve25519, X25519, SecP256r1, secP256k1, secP384r1, secP384k1, Brain Pool, and more), SM2 Supports cryptographic operations: ECDSA, EdDSA, ECDH, EdDH, SM2DSA Side-channel protection (DPA, FIA)	
SHA	Hash Algorithms: SHA-256, SHA-384, SHA-512 Keyed hashing: HMAC-SHA256, HMAC-SHA512	
SM3	Hash Algorithms: SM3 (256 bits, 384 bits, 512 bits)	
TRNG	True random number generator Deterministic random bit generator (DRBG)	

#### Table 7-43. List of Cryptographic Accelerator Engines



## 7.8.2 Safety and Security Unit (SSU)

## 7.8.2.1 System View

A simplified view of the F29x Real-Time Security architecture in this device is shown in Figure 7-12. At the heart of the architecture is the Safety and Security Unit (SSU). The SSU acts as a firewall between the C29 CPUs and the memory and peripherals. The primary role of the SSU is to enforce user access protection policy every time the C29 CPU performs accesses to peripherals and memory on the chip. In addition, the SSU governs debug access and Flash Controller operations in the C29 application subsystem (note: the SSU has no control over the HSM Flash, or any other HSM resources). While the Hardware Security Module (HSM) provides cryptographic services and governs authentication, secure boot and secure key/code provisioning, the SSU is responsible for run-time safety and security protections in application CPU subsystems. Both the HSM and SSU govern debug access authorization; both must enable access to a specific resource for debug to be authorized.



Figure 7-12. C29 Real-Time Security Architectural Block Diagram

The SSU is tightly coupled to the C29 CPUs and the Flash Controller. Each C29 CPU is designed to support hardware function isolation and protections using memory protection identifiers (LINKs), safety and security isolation contexts (STACKs), and debug access ZONEs. An example of a system SSU configuration, showing the relationship between access protection ranges, LINKs, STACKs and ZONEs is shown in Figure 7-13. When



the CPU requests an instruction fetch, the SSU first decodes the instruction address to a LINK, STACK, and ZONE, and then passes that information back to the CPU along with the fetched data. The CPU retains this security context information together with the instruction throughout the execution pipeline, and passes the context along to the SSU when making a data memory read or write access.



Figure 7-13. SSU Concept Diagram (Simplified)



## 7.9 C29x Subsystem

## 7.9.1 C29 CPU Architecture

The C29 CPU is a VLIW (Very Long Instruction Word) architecture with a fully protected pipeline. The CPU supports multiple instruction sizes (16/32/48 bits). The CPU also supports variable instruction packet size, with each packet able to contain up to eight instructions that execute in parallel. For example, the CPU architecture can execute up to eight 16-bit instructions in parallel. This is enabled by multiple functional units inside the CPU which can execute concurrently. A total of 64 working registers, broken into three different categories (Ax, Dx and Mx Register banks) support the parallel operations in the CPU. In addition to the working registers, the CPU contains multiple status registers (DSTS, ESTS and ISTS) which maintain execution-related and interrupt-context-related information.

Following are the list of C29 CPU major features:

## Ease of use:

- Byte addressable CPU.
- Linear and unified memory map with 4GB address range.
- Fully Protected Pipeline: 9 stage pipeline that prevents writes and reads from same location from occurring out of order.
- Deterministic execution and maximum performance without cached memories.

## Improved parallelism:

- Execute from 1 to 8 instructions in parallel.
- Execute fixed-point, floating-point, and addressing operations in parallel.
- Multiple parallel functional units.
- Specialized operations to minimize discontinuities and accelerate decision making code (for example, if-then-else statements and switch statements).
- Specialized operations targeting real-time control (for example, trigonometric operations and multiphase vector translation operations).

## Improved bus throughput:

- Capable of fetching up to 128-bit instruction packet every cycle.
- Capable of performing 8/16/32/64-bit dual reads and single writes per cycle.
- Improved addressing modes reduce overhead in accessing memory and peripheral resources.
- Improved pipeline allows for additional 0-wait memory to be accessible to CPU for max performance.

#### Code efficiency:

- Supports variable length instruction set (16-bit, 32-bit and 48-bit instructions).
- Rich instruction set optimizes the most common operations in smallest instructions.

## ASIL-D safety capability with code isolation in hardware:

- Lock step core capable of independent execution in split-lock mode (acting as a separate core) or lock step execution (for redundancy).
- Integrated ECC logic
- Integrated memory management (MPU) and protection mechanisms in hardware to maximize MIPS.
- Separate code threads are fully isolated and protected (including software stacks).

## Enhanced debug and trace capabilities:

- Specialized data logging and code flow trace instructions.
- Trace data capable of being logged in on-chip RAM or exported through serial communication peripherals.



## 7.9.2 Peripheral Interrupt Priority and Expansion (PIPE)

#### 7.9.2.1 Introduction

Each PIPE module instance arbitrates peripheral interrupts for the respective CPU. All asserted interrupts are arbitrated each clock cycle, with the highest priority interrupt asserted to the corresponding CPU interrupt line (NMI, RTINT, or INT). The PIPE module is responsible for providing vector addresses to the CPU for NMI, RTINT, INT and RESET. The PIPE is capable of custom ordering of interrupts, prioritization, and nesting.

## 7.9.2.1.1 Features

The PIPE module has the following features:

- Hardware support for interrupt prioritization, arbitration, grouping, software hand-shake, and nesting.
- Dynamic arbitration of interrupts in hardware on every clock.
- Selectable priority level to choose interrupts as either RTINT and INT.
- Interrupt grouping of adjacent-prioritized interrupts to block nesting within groups.
- · Default index-based priority order for interrupts used in arbitration.
- Vector fetch support for RESET, NMI, RTINT, and INT.
- User access to the stack configured for INT.
- Contexts used by a software task manager system or operating system.
- Link-based protection verifies only legal code from the assigned interrupt owner services the interrupt.
- Device level protection validates only legal code source updates interrupt configuration and vector tables.
- · Automatic context save and restore for RTINT and NMI.
- RTINT stack overflow protection always provides NMI a block of reserved stack space for execution.
- ECC protection for interrupt vector table.
- · Parity protection for configuration registers.
- Optional locking capability of interrupt configurations.

#### 7.9.2.1.2 Interrupt Concepts

An interrupt is a signal that causes the CPU to pause the currently running process and branch to a different piece of code known as an interrupt service routine (ISR). This is a useful mechanism for handling peripheral events, and involves less CPU overhead and program complexity than register polling. However, because interrupts are asynchronous to the program flow, care must be taken to avoid conflicts over resources that are accessed both in interrupts and in the main program code.

Interrupts propagate to the CPU through a series of flag and enable registers. The flag registers store the interrupt until the interrupt is processed. The enable registers allow or block the propagation of the interrupt. When an interrupt signal reaches the CPU, the CPU fetches the appropriate ISR address from the vector table.



#### 7.9.2.2 Interrupt Architecture

The PIPE module has three primary functional blocks:

- 1. Dynamic Priority Arbitration Circuit
- 2. Post Processing Block
- 3. Memory-Mapped Registers (includes vector table and bus interface)

These three blocks are explained in detail in the following subsections.



Figure 7-14. PIPE Architecture

## 7.9.2.2.1 Dynamic Priority Arbitration Block

The dynamic priority arbitration block provides the CPU with the highest priority interrupt vector that is available every clock cycle. The CPU processes the highest priority interrupt at the provided vector address.

#### 7.9.2.2.2 Post Processing Block

The post processing block takes the highest priority interrupt that won the arbitration process and selects which interrupt line (INT or RTINT) to forward the interrupt to. The post processing block also automatically checks which link is accessing an interrupt line and whether a secure link is accessing protected registers.

#### Note

The NMI line provided to the CPU is an independent line that overrides any other interrupt (INT or RTINT) ready for assertion.

#### 7.9.2.2.3 Memory Mapped Registers

The memory mapped registers (MMR) contain the interrupt configuration registers. Below are the type of registers available in the memory mapped registers:

- Link associated with each interrupt.
- Priority configured for each interrupt.
- Interrupt configurations.
- Interrupt status.
- Vector table.

Accesses are controlled by the same security rules that apply to all registers.



#### 7.9.2.3 Interrupt Propagation

Interrupts propagate to the CPU through several steps. Peripheral interrupts set the corresponding FLAG bit in the INT\_CTL\_REG\_L\_y register of a given interrupt. If the EN bit of the interrupt's INT\_CTL\_REG\_L\_y register is set, the interrupt propagates to the dynamic priority arbitration circuit. Next, the dynamic priority arbitration block and post processing block arbitrate the highest priority interrupt and assert this to the CPU on one of the two interrupt lines (RTINT or INT). Finally, the CPU chooses the highest priority interrupt line that is asserted (amongst NMI, RTINT, and INT) and begins execution of that interrupt.



Figure 7-15. Interrupt Propagation

#### Note

NMI is an independent line that overrides any other interrupts ready for assertion. An NMI event asserted to PIPE is forwarded to the CPU, including NMI in service. CPU can select a new NMI at any time, but the PIPE module does not forward the new NMI until the in-service NMI interrupt service routine is complete.

The same rule is applicable to RESET. Once the CPU receives the RESET, there are no conditions to meet before reset assertion to CPU.



## 7.9.3 Data Logging and Trace (DLT)

#### 7.9.3.1 Introduction

For critical CPU run-time content the data logger and trace (DLT) module has the ability to control what data gets logged, when to start data-logging, and the size of the data to capture. Critical run-time content can include any information that needs to be monitored as the content is computed. When data-logging the DLT is non-intrusive meaning there is no impact to run-time or CPU core behavior. The ability to view intermediate values of computation in a critical task, such as a control loop, can help users fine-tune the loop. The DLT module can generate interrupts to the interrupt controller, issue RTDMA transfer requests, and interact with ERAD event triggers.

The DLT can collect, time-stamp, prefilter, export, and do real-time and post analysis of data.

## 7.9.3.1.1 Features

The DLT has the following capabilities:

- Logging critical run-time content referred to as data logging
- · Analyze program execution sequence using tags referred to as trace
- · Logging is non-intrusive to run-time/CPU core behavior
- Flexible logging capability for extended period of time by transferring data to external memory or short period of time to on-chip memory
- Logging of registers can be up to 32-bit size, depending on the size on the variable to be logged
- Each CPU has DLT support
- Time stamping records time difference from last logged variable and can time stamp the IPC timer's count
- RTDMA triggering
- Global, FIFO and timer interrupt generation



#### 7.9.3.1.1.1 Block Diagram



Figure 7-16. DLT Block Diagram



# 7.9.4 Waveform Analyzer Diagnostics (WADI)

## 7.9.4.1 WADI Overview

The waveform analyzer and diagnostic (WADI) peripheral consists of many useful built in signal analysis support and provides a safety mechanism for the signals. WADI is primarily useful for safety applications where driving switches or capturing signals require an action or a linking of actions to occur if the signal analysis reports any misbehavior.

## 7.9.4.1.1 Features

- Ability to select an input signal from multiple sources (CMPSS, ePWM, Input-XBAR, CLB, ADC) to WADI block and configure trigger to start analysis and perform safety diagnostics on the signals
- Ability to perform different checks as configured:
  - Pulse width measurement
  - Frequency measurement
  - Phase Overlap measurement
  - Dead-band measurement
- · Ability to perform checks on individual signal or perform checks between two signals
- · Ability to override outputs to a certain state or define a link of output combination based on analysis of signals
- Registers with parity support
- Support for RTDMA trigger and RTDMA acknowledgment



## 7.9.4.1.2 Block Diagram

Figure 7-17 shows a block diagram of the WADI.





#### 7.9.4.1.3 Description

The waveform analyzer diagnostic (WADI) determines the correctness and quality of the underlying real time control system by performing measurements, aggregation and comparison on the input signals. Each input signal is characterized for certain attributes of pulse width, frequency, phase, dead-band and so on. WADI validates the measurements for each signal against a compare value with some error of margin that the signal can still be considered valid. WADI allows comparison of individual signals or signal to signal analysis within a WADI block. There are four WADI blocks for each WADI instance. Each WADI block can monitor up to two signals and perform signal analysis on each.



## 7.9.5 Embedded Real-Time Analysis and Diagnostic (ERAD)

The ERAD module enhances the debug and system-analysis capabilities of the device. The debug and systemanalysis enhancements provided by the ERAD module is done outside of the CPU. The ERAD module consists of the Enhanced Bus Comparator units and the System Event Counter units. The Enhanced Bus Comparator units are used to generate hardware breakpoints, hardware watch points, and other output events. The System Event Counter units are used to analyze and profile the system. The ERAD module is accessible by the debugger and by the application software, which significantly increases the debug capabilities of many real-time systems, especially in situations where debuggers are not connected.



Figure 7-18. ERAD System Overview



## 7.9.6 Inter-Processor Communications (IPC)

#### 7.9.6.1 Introduction

This section details the IPC features that each CPU can use to request and share information. The IPC features are:

- IPC flags and interrupts
- IPC command registers
- Free-running counter

All IPC features are independent of each other, and most do not require any specific data format.

The *IPC Module Architecture* figure shows the design structure of the IPC module. The functionality is the same between any two CPUs.

There is no message RAM for devices with C29x processors, since it is possible to designate any memory as readable or writable by the various CPUs.





Figure 7-19. IPC Module Architecture



## 7.9.7 Watchdog

The watchdog module is the same as the one on previous TMS320C2000<sup>™</sup> microcontrollers, but with an optional lower limit on the time between software resets of the counter. This windowed countdown is disabled by default, so the watchdog is fully backward-compatible.

The watchdog generates either a reset or an interrupt. It is clocked from the internal oscillator with a selectable frequency divider.

Figure 7-20 shows the various functional blocks within the watchdog module.



Figure 7-20. Windowed Watchdog



## 7.9.8 Dual-Clock Comparator (DCC)

The DCC module is used for evaluating and monitoring the clock input based on a second clock, which can be a more accurate and reliable version. This instrumentation is used to detect faults in clock source or clock structures, thereby enhancing the system's safety metrics.

#### 7.9.8.1 Features

The DCC has the following features:

- Allows the application to ensure that a fixed ratio is maintained between frequencies of two clock signals. •
- Supports the definition of a programmable tolerance window in terms of the number of reference clock cycles.
- Supports continuous monitoring without requiring application intervention. ٠
- Supports a single-sequence mode for spot measurements. •
- Allows the selection of a clock source for each of the counters, resulting in several specific use cases.

#### 7.9.8.2 Mapping of DCCx Clock Source Inputs

DCCxCLKSRC0[3:0]	CLOCK NAME
0x0	XTAL/X1
0x1	INTOSC1
0x2	INTOSC2
0x4	ТСК
0x5	CPU1.SYSCLK
0x8	AUXCLKIN
0xC	INPUT XBAR (Output16 of input-xbar)
others	Reserved

Table 7-45. DCCX Clock Source'T Table				
DCCxCLKSRC1[4:0]	CLOCK NAME			
0x0	PLLRAWCLK			
0x2	INTOSC1			
0x3	INTOSC2			
0x6	CPU1.SYSCLK			
0x9	Input XBAR (Output15 of the input-xbar)			
0xA	AUXCLKIN			
0xB	EPWMCLK			
0xC	LSPCLK			
0xD	ADCCLK			
0xE	WDCLK			
0xF	CANOBITCLK			
others	Reserved			

## OON OLANIS ON WAAAA TAMIA



## 7.9.9 Configurable Logic Block (CLB)

The C2000 configurable logic block (CLB) is a collection of blocks that can be interconnected using software to implement custom digital logic functions or enhance existing on-chip peripherals. The CLB is able to enhance existing peripherals through a set of crossbar interconnections, which provide a high level of connectivity to existing control peripherals such as enhanced pulse width modulators (ePWM), enhanced capture modules (eCAP), and enhanced quadrature encoder pulse modules (eQEP). The crossbars also allow the CLB to be connected to external GPIO pins. In this way, the CLB can be configured to interact with device peripherals to perform small logical functions such as comparators, or to implement custom serial data exchange protocols. Through the CLB, functions that would otherwise be accomplished using external logic devices can now be implemented inside the MCU.

The CLB peripheral is configured through the CLB tool. For more information on the CLB tool, available examples, application notes and users guide, please refer to the following location in your C2000Ware for C2000 MCUs package (C2000Ware\_2\_00\_00\_03 and higher):

- C2000WARE\_INSTALL\_LOCATION\utilities\clb\_tool\clb\_syscfg\doc
- CLB Tool User's Guide
- Designing With the C2000™ Configurable Logic Block (CLB) Application Note
- How to Migrate Custom Logic From an FPGA/CPLD to C2000™ Microcontrollers Application Note

The CLB module and its interconnections are shown in Figure 7-21.



#### Figure 7-21. GPIO to CLB Tile Connections



Absolute encoder protocol interfaces are now provided as Position Manager solutions in the C2000Ware MotorControl SDK. Configuration files, application programmer interface (API), and use examples for such solutions are provided with C2000Ware MotorControl SDK. In some solutions, the TI-configured CLB is used with other on-chip resources, such as the SPI port or the C28x CPU, to perform more complex functionality.

Copyright © 2024 Texas Instruments Incorporated



## 7.10 Lockstep Compare Module (LCM)

Hardware module integrity during run-time is a critical functional safety requirement. Hardware Redundancy implemented by the lockstep CPU architecture (two CPUs executing the same function and the output of the CPUs are continuously compared) is a proven method for achieving high diagnostic coverage for both permanent and transient faults. The Lockstep Comparator Module (LCM) is implemented to compare output from the CPU to detect permanent and transient faults.

The LCM implements the following features:

- Pipelined architecture
- Redundant comparison
- Self-test capability
  - Match and mismatch test
  - Error forcing capability
- Temporal redundancy: The operation of the two modules is skewed by two cycles to address the issue of common cause failures like failure of clock, power, and so on. This makes sure of temporal redundancy.
- Spatial redundancy: In the lockstep architecture, module instances are redundantly instantiated and the outputs are compared. Redundant instantiation provides spatial redundancy.
- Non-delayed functional output path to provide non-delayed CPU execution for the system (while still having temporal redundancy).
- Register protection of critical memory mapped registers of the module, using a parity scheme.

Figure 7-22 shows the LCM block diagram.



## Figure 7-22. LCM Block Diagram

## Note

The *Module* described in this block diagram can be either a CPU (for example, CPU1) or a peripheral (for example, RTDMA) depending on availability for the device.



# 8 Applications, Implementation, and Layout

## 8.1 Reference Design

The TI Reference Design Library is a robust reference design library spanning analog, embedded processor, and connectivity. Created by TI experts to help you jump start your system design, all reference designs include schematic or block diagrams, BOMs, and design files to speed your time to market.

Search and download TI reference designs at Select TI reference designs.



# 9 Device and Documentation Support

## 9.1 Device Nomenclature

Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production tools (TMDS).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

**null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZEX).

For device part numbers and further ordering information, contact your TI sales representative.







A. Prefix X is used in orderable part numbers.

Figure 9-1. Device Nomenclature

## 9.2 Markings

Figure 9-2, Figure 9-3, Figure 9-4, and Figure 9-5 show the package symbolization. Table 9-1 lists the silicon revision codes.






**ADVANCE INFORMATION** 



Figure 9-5. Package Symbolization for PZS Package

SILICON REVISION CODE	SILICON REVISION	REVID <sup>(1)</sup> Address: 0x5D00C	COMMENTS <sup>(2)</sup>			
Blank	0	0x0000 0000	This silicon revision is available as pre- production.			

Table 9-1. Revision Identification

(1) Silicon Revision ID

(2) For orderable device numbers, see the Packaging Information tables at the end of this data sheet.



## 9.3 Tools and Software

TI offers an extensive line of development tools. Some of the tools and software to evaluate the performance of the device, generate code, and develop solutions follow. To view all available tools and software for C2000<sup>™</sup> real-time control MCUs, visit the C2000 real-time control MCUs – Design & development page.

#### **Development Tools**

#### **TI Resource Explorer**

To enhance your experience, be sure to check out the TI Resource Explorer to browse examples, libraries, and documentation for your applications.

#### Software Tools

SDK for C29 MCUs TBD

#### DigitalPower SDK

DigitalPower SDK is a cohesive set of software infrastructure, tools, and documentation designed to minimize C2000 MCU-based digital power system development time targeted for various AC-DC, DC-DC and DC-AC power supply applications. The software includes firmware that runs on C2000 digital power evaluation modules (EVMs) and TI reference designs, which are targeted for solar, telecom, server, electric vehicle chargers and industrial power delivery applications. DigitalPower SDK provides all the needed resources at every stage of development and evaluation in a digital power applications.

#### MotorControl SDK

MotorControl SDK is a cohesive set of software infrastructure, tools, and documentation designed to minimize C2000 MCU-based motor control system development time targeted for various three-phase motor control applications. The software includes firmware that runs on C2000 motor control evaluation modules (EVMs) and TI reference designs, which are targeted for industrial drive and other motor control, MotorControl SDK provides all the needed resources at every stage of development and evaluation for high-performance motor control applications.

## CCS Theia

TBD

#### SysConfig System configuration tool

SysConfig is a comprehensive collection of graphical utilities for configuring pins, peripherals, radios, subsystems, and other components. SysConfig helps you manage, expose and resolve conflicts visually so that you have more time to create differentiated applications. The tool's output includes C header and code files that can be used with software development kit (SDK) examples or used to configure custom software. The SysConfig tool automatically selects the pinmux settings that satisfy the entered requirements. The SysConfig tool is delivered integrated in CCS, as a stand-alone installer, or can be used via the dev.ti.com cloud tools portal. For more information about the SysConfig system configuration tool, visit the System configuration tool page.

#### C2000 Third-party search tool

TI has partnered with multiple companies to offer a wide range of solutions and services for TI C2000 devices. These companies can accelerate your path to production using C2000 devices. Download this search tool to quickly browse third-party details and find the right third-party to meet your needs.

#### UniFlash flash programming tool

UniFlash is a software tool for programming on-chip flash on TI microcontrollers and wireless connectivity devices and on-board flash for TI processors. UniFlash provides both graphical and command-line interfaces.

#### Models

Various models are available for download from the product Design & development pages. These models include I/O Buffer Information Specification (IBIS) Models and Boundary-Scan Description Language (BSDL)



Models. To view all available models, visit the *Design tools & simulation* section of the *Design & development* page for each device.

### Training

To help assist design engineers in taking full advantage of the C2000 microcontroller features and performance, TI has developed a variety of training resources. Utilizing the online training materials and downloadable hands-on workshops provides an easy means for gaining a complete working knowledge of the C2000 microcontroller family. These training resources have been designed to decrease the learning curve, while reducing development time, and accelerating product time to market. For more information on the various training resources, visit the C2000<sup>™</sup> real-time control MCUs – Support & training site.

## 9.4 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the processor, related peripherals, and other technical collateral follows.

#### Note

TI is transitioning to use more inclusive terminology. Some language may be different than what you would expect to see for certain technology areas.

#### Errata

F29H85x and F29P58x Real-Time MCUs Silicon Errata describes known advisories on silicon and provides workarounds.

#### Technical Reference Manual

F29H85x and F29P58x Real-Time Microcontrollers Technical Reference Manual details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the F29H85x and F29P58x real-time microcontrollers.

#### User's Guides

F29x Hardware Security Manager (HSM) User's Guide The Hardware Security Module (HSM) is a self-contained subsystem within the device that provides security and cryptographic functions. The host C29x subsystem interfaces with the HSM subsystem to perform the cryptographic operations required for code authentication, secure boot, secure firmware upgrades, and encrypted run-time communications.

F29x Cryptographic Hardware Accelerators User's Guide The Hardware Security Manager (HSM) includes several hardware accelerators to enable fast execution of key cryptographic algorithms. These engines include a Data Transform and Hashing Engine (DTHE), an Advanced Encryption Standard Accelerator, a Public Key Engine (PKE), a Hash Algorithms, and a True Random Number Generator (TRNG).

C29x CPU and Instruction Set Reference Guide describes the CPU architecture, interrupt, pipeline, addressing modes, safety and security aspects of C29x CPU architecture. This manual also describes emulation features available on these devices.

#### Peripheral Guides

C2000 Real-Time Microcontrollers Peripherals Reference Guide describes all the peripherals available for TMS320x28x and F29x devices. This reference guide shows the peripherals used by each device and provides descriptions of the peripherals.

#### **Tools Guides**

TBD

Copyright © 2024 Texas Instruments Incorporated



## **Application Notes**

The SMT & packaging application notes website lists documentation on TI's surface mount technology (SMT) and application notes on a variety of packaging-related topics.

Semiconductor Packing Methodology describes the packing methodologies employed to prepare semiconductor devices for shipment to end users.

Calculating Useful Lifetimes of Embedded Processors provides a methodology for calculating the useful lifetime of TI embedded processors (EPs) under power when used in electronic systems. It is aimed at general engineers who wish to determine if the reliability of the TI EP meets the end system reliability requirement.

An Introduction to IBIS (I/O Buffer Information Specification) Modeling discusses various aspects of IBIS including its history, advantages, compatibility, model generation flow, data requirements in modeling the input/ output structures, and future trends.

Serial Flash Programming of C2000<sup>™</sup> Microcontrollers discusses using a flash kernel and ROM loaders for serial programming a device.

The Essential Guide for Developing With C2000<sup>™</sup> Real-Time Microcontrollers provides a deeper look into the components that differentiate the C2000 Microcontroller Unit (MCU) as it pertains to Real-Time Control Systems.

Migrating Software From 8-Bit (Byte) Addressable CPUs to C28x CPU discusses common scenarios of migrating software from 8-bit (byte) addressable CPUs to C28x CPU, and provides a guide on how to develop application irrespective of the addressability.

The *Hardware Design Guide for F2800x C2000<sup>™</sup> Real-Time MCU Series Application Note* is an essential guide for hardware developers using C2000 devices, and helps to streamline the design process while mitigating the potential for faulty designs. Key topics discussed include: power requirements; general-purpose input/output (GPIO) connections; analog inputs and ADC; clocking generation and requirements; and JTAG debugging among many others.

## 9.5 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 9.6 Trademarks

TMS320C2000<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

Arm<sup>®</sup> and Cortex<sup>®</sup> are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. EtherCAT<sup>®</sup> is a registered trademark of Beckhoff Automation GmbH, Germany. All trademarks are the property of their respective owners.

## 9.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.8 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.



## **10 Revision History**

DATE	REVISION	NOTES
November 2024	*	Initial Release
		TI is transitioning to use more inclusive terminology. Some language may be different than what you would expect to see for certain technology areas.
		For SPI, all instances of legacy terminology have been changed to controller and peripheral. All instances of legacy pin names have been changed to: POCI (Peripheral OUT Controller IN); PICO (Peripheral IN Controller OUT); and CS (Chip Select).
		For the I2C Bus Interface, all instances of legacy terminology have been changed to controller and target.
		For the CAN and LIN Interface/BUS, all instances of legacy terminology have been changed to commander and responder.
		For the EtherCAT Controller, all instances of legacy terminology have been changed to MainDevice (or MDevice) and SubordinateDevice (or SubDevice).



## 11 Mechanical, Packaging, and Orderable Information

## **11.1 Packaging Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

To learn more about TI packaging, visit the Packaging website.





NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
This drawing is subject to change without notice.





## **EXAMPLE BOARD LAYOUT**

## **ZEX0256A**

NFBGA - 1.3 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).





## **EXAMPLE STENCIL DESIGN**

### **ZEX0256A**

## NFBGA - 1.3 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.
This drawing is subject to change without notice.
Reference JEDEC registration MS-026.

4. Strap features may not be present,





## EXAMPLE BOARD LAYOUT

PowerPAD<sup>™</sup> HTQFP - 1.2 mm max height

PTS0176A

PLASTIC QUAD FLATPACK



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).





## EXAMPLE STENCIL DESIGN

## PTS0176A

# PowerPAD<sup>™</sup> HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.







All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
This drawing is subject to change without notice.
Reference JEDEC registration MS-026.

4. Strap features may not be present,





## EXAMPLE BOARD LAYOUT

## **RFS0144A**

## PowerPAD<sup>™</sup> HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).





**RFS0144A** 

## **EXAMPLE STENCIL DESIGN**

# PowerPAD <sup>™</sup> HTQFP <u>- 1.2 mm max height</u>

PLASTIC QUAD FLATPACK



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.







NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.
This drawing is subject to change without notice.
Reference JEDEC registration MS-026.

4. Strap features may not be present,





**PZS0100A** 

## **EXAMPLE BOARD LAYOUT**

## PowerPAD <sup>™</sup> HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/sIma002) and SLMA004 (www.ti.com/lit/sIma004).





## EXAMPLE STENCIL DESIGN

## PZS0100A

## PowerPAD <sup>™</sup>HTQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.





### TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### All dimensions are nominal.

Device	Package Type	Package Name	Pins	SPQ	Unit Array Matrix	Max Temp. (Deg C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
F29H85x												
XF29H859TU8QZEXQ1	nFBGA	ZEX	256	119	7 x 17	150	315	135.9	7620	18.1	12.7	12.9
XF29H850TU9TZEX	nFBGA	ZEX	256	119	7 x 17	150	315	135.9	7620	18.1	12.7	12.9
XF29H859TU8QPTSQ1	HTQFP	PTS	176	96	6 x 16	150	315	135.9	7620	20.7	30.4	20.7
XF29H850TU9SPTS	HTQFP	PTS	176	96	6 x 16	150	315	135.9	7620	20.7	30.4	20.7
XF29H859TU8QRFSQ1	HTQFP	RFS	144	84	6 x 14	150	315	135.9	7620	22	14.5	14.45
XF29H850TU9SRFS	HTQFP	RFS	144	84	6 x 14	150	315	135.9	7620	22	14.5	14.45
XF29H859TU8QPZSQ1	HTQFP	PZS	100	90	6 x 15	150	315	135.9	7620	15.4	20.3	21
F29P58x								•				
XF29P589DU5QZEXQ1	nFBGA	ZEX	256	119	7 x 17	150	315	135.9	7620	18.1	12.7	12.9
XF29P589DU5QPTSQ1	HTQFP	PTS	176	96	6 x 16	150	315	135.9	7620	20.7	30.4	20.7
XF29P589DU5QRFSQ1	HTQFP	RFS	144	84	6 x 14	150	315	135.9	7620	22	14.5	14.45
XF29P580DM5SRFS	HTQFP	RFS	144	84	6 x 14	150	315	135.9	7620	22	14.5	14.45
XF29P589DU5QPZSQ1	HTQFP	PZS	100	90	6 x 15	150	315	135.9	7620	15.4	20.3	21



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
XF29H850TU9SPTS	PREVIEW	HTQFP	PTS	176	60	TBD	Call TI	Call TI	-40 to 125		
XF29H850TU9SRFS	PREVIEW	HTQFP	RFS	144	84	TBD	Call TI	Call TI	-40 to 125		
XF29H850TU9TZEX	ACTIVE	NFBGA	ZEX	256	119	TBD	Call TI	Call TI	-40 to 125		Samples
XF29H859TU8QPTSQ1	PREVIEW	HTQFP	PTS	176	60	TBD	Call TI	Call TI	-40 to 125		
XF29H859TU8QPZSQ1	PREVIEW	HTQFP	PZS	100	480	TBD	Call TI	Call TI	-40 to 125		
XF29H859TU8QRFSQ1	PREVIEW	HTQFP	RFS	144	420	TBD	Call TI	Call TI	-40 to 125		
XF29H859TU8QZEXQ1	PREVIEW	NFBGA	ZEX	256	119	TBD	Call TI	Call TI	-40 to 125		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

## PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated