

ISO774x High-Speed, Robust-EMC Reinforced and Basic Quad-Channel Digital **Isolators**

1 Features

- 100Mbps data rate
- Robust isolation barrier:
 - >30-year projected lifetime at 1500V_{RMS} working voltage
 - Up to 5000V_{RMS} isolation rating
 - Up to 12.8kV surge capability
 - ±100kV/µs typical CMTI
- Wide supply range: 2.25V to 5.5V
- 2.25V to 5.5V level translation
- Default output high (ISO774x) and low (ISO774xF) options
- Wide temperature range: -55°C to 125°C
- Low power consumption, typical 1.5mA per channel at 1Mbps
- Low propagation delay: 10.7ns typical (5V Supplies)
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - ±8kV IEC 61000-4-2 contact discharge protection across isolation barrier
 - Low emissions
- Wide-SOIC (DW-16) and QSOP (DBQ-16) package options
- Automotive version available: ISO774x-Q1
- Safety-related certifications:
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 component recognition program
 - IEC 61010-1, IEC 62368-1, IEC 60601-1, and GB 4943.1 certifications

2 Applications

- Industrial automation
- Motor control
- Power supplies
- Solar inverters
- Medical equipment

Package Information

	PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM)
	ISO7740 ISO7741 ISO7742	SOIC (DW)	10.30mm × 10.30mm	10.30mm × 7.50mm
		SSOP (DBQ)	4.90mm × 6.0mm	4.90mm × 3.90mm
	ISO7741B	SOIC (DW)	10.30mm × 10.30mm	10.30mm × 7.50mm


- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.

3 Description

The ISO774x devices are high-performance, quad-channel digital isolators with $5000V_{RMS}$ (DW package) and $3000V_{RMS}$ (DBQ package) isolation ratings per UL 1577. This family includes devices with reinforced insulation ratings according to VDE, CSA, TUV and CQC. The ISO7741B device is designed for applications that require basic insulation ratings only.

The ISO774x devices provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a double capacitive silicon dioxide (SiO₂) insulation barrier. These devices come with enable pins which can be used to put the respective outputs in high impedance for multi-controller driving applications and to reduce power consumption. The ISO7740 device has all four channels in the same direction, the ISO7741 device has three forward and one reverse-direction channels, and the ISO7742 device has two forward and two reverse-direction channels. If the input power or signal is lost, default output is *high* for devices without suffix F and *low* for devices with suffix F. See the *Device Functional Modes* section for further details.

Used in conjunction with isolated power supplies, these devices help prevent noise currents on data buses, such as RS-485, RS-232, and CAN, or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through remarkable chip design and layout techniques, electromagnetic compatibility of the ISO774x devices significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO774x devices are available in 16-pin SOIC and QSOP packages.



 V_{CCI} =Input supply, V_{CCO} =Output supply GNDI=Input ground, GNDO=Output ground

Simplified Schematic

Submit Document Feedback



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	4
5 Specifications	6
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	6
5.3 Recommended Operating Conditions	7
5.4 Thermal Information	8
5.5 Power Ratings	8
5.6 Insulation Specifications	9
5.7 Safety-Related Certifications	.11
5.8 Safety Limiting Values	
5.9 Electrical Characteristics—5-V Supply	13
5.10 Supply Current Characteristics—5-V Supply	. 14
5.11 Electrical Characteristics—3.3-V Supply	.15
5.12 Supply Current Characteristics—3.3-V Supply	. 16
5.13 Electrical Characteristics—2.5-V Supply	. 17
5.14 Supply Current Characteristics—2.5-V Supply	
5.15 Switching Characteristics—5-V Supply	
5.16 Switching Characteristics—3.3-V Supply	
5.17 Switching Characteristics—2.5-V Supply	.21
5.18 Insulation Characteristics Curves	22

5.19 Typical Characteristics	23
6 Parameter Measurement Information	25
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram	
7.3 Feature Description	
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	36
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	
9.6 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	50
Information	37

4 Pin Configuration and Functions




Figure 4-1. ISO7740 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View




Figure 4-2. ISO7741 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View




Figure 4-3. ISO7742 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View

Table 4-1. Pin Functions

PIN				T o(1)	DESCRIPTION
NAME	ISO7740	ISO7741	ISO7742	Type ⁽¹⁾	DESCRIPTION
EN1	_	7	7	1	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	10	10	10	ı	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	2	2	2		Cround connection for V
GNDT	8	8	8	T -	Ground connection for V _{CC1}
GND2	9	9	9		Ground connection for V _{CC2}
GNDZ	15	15	15] -	Ground connection for V _{CC2}
INA	3	3	3	I	Input, channel A
INB	4	4	4	I	Input, channel B
INC	5	5	12	I	Input, channel C
IND	6	11	11	I	Input, channel D
NC	7	_	_	-	Not connected
OUTA	14	14	14	0	Output, channel A
OUTB	13	13	13	0	Output, channel B
OUTC	12	12	5	0	Output, channel C
OUTD	11	6	6	0	Output, channel D
V _{CC1}	1	1	1	T —	Power supply, side 1
V _{CC2}	16	16	16	_	Power supply, side 2

(1) I = Input, O = Output



5 Specifications

5.1 Absolute Maximum Ratings

See⁽¹⁾

		MIN	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage (2)	-0.5	6	V
V	Voltage at INx, OUTx, ENx	-0.5	$V_{CCX} + 0.5 \frac{(3)}{}$	V
Io	Output current	-15	15	mA
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6 V.

5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins	±6000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	±1500	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test ⁽¹⁾ (2)	±8000	

- (1) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (2) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

Submit Document Feedback



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC1} , V _{CC2}	Supply Voltage		2.25		5.5	V
V _{CC(UVLO+)}	UVLO threshold when supply	voltage is rising		2	2.25	V
V _{CC(UVLO-)}	UVLO threshold when supply	voltage is falling	1.7	1.8		V
V _{HYS(UVLO)}	Supply voltage UVLO hysteres	sis	100	200		mV
		V _{CCO} = 5 V ⁽¹⁾	-4			
I _{OH}	High level output current	V _{CCO} = 3.3 V	-2			mA
		V _{CCO} = 2.5 V	-1			
	Low level output current	V _{CCO} = 5 V			4	mA
l _{OL}		V _{CCO} = 3.3 V			2	
		V _{CCO} = 2.5 V			1	
V _{IH}	High level Input voltage		0.7 x V _{CCI} ⁽¹⁾		V _{CCI}	V
V _{IL}	Low level Input voltage		0	(0.3 x V _{CCI}	V
DR	Data Rate ⁽²⁾		0		100	Mbps
T _A	Ambient temperature		-55	25	125	°C
	I .					

 ⁽¹⁾ V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}.
 (2) 100 Mbps is the maximum specified data rate, although higher data rates are possible.



5.4 Thermal Information

		ISO	ISO774x			
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	DBQ (QSOP)	UNIT		
		16 PINS	16 PINS			
R _{0JA}	Junction-to-ambient thermal resistance	83.4	109	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	46	54.4	°C/W		
R _{0JB}	Junction-to-board thermal resistance	48	51.9	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	19.1	14.2	°C/W		
ΨЈВ	Junction-to-board characterization parameter	47.5	51.4	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO774	40					
P_D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L =			210	mW
P _{D1}	Maximum power dissipation (side-1)	15 pF, Input a 50-MHz 50% duty cycle			45	mW
P _{D2}	Maximum power dissipation (side-2)	square wave			165	mW
ISO774	41		'		•	
P _D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L =			210	mW
P _{D1}	Maximum power dissipation (side-1)	15 pF, Input a 50-MHz 50% duty cycle			75	mW
P _{D2}	Maximum power dissipation (side-2)	square wave			135	mW
ISO774	42				•	
P_D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L =			210	mW
P _{D1}	Maximum power dissipation (side-1)	15 pF, Input a 50-MHz 50% duty cycle			105	mW
P _{D2}	Maximum power dissipation (side-2)	square wave			105	mW

Product Folder Links: ISO7740 ISO7741 ISO7742



5.6 Insulation Specifications

PARAMETER CLR External clearance(1)		TEST CONDITIONS			VALUE		
					DBQ-16	UNIT	
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air		>8	>3.7	mm	
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the p	ackage surface	>8	>3.7	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)		>17	>17	μm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112		>600	>600	V	
	Material group	According to IEC 60664-1		I	I		
		Rated mains voltage ≤ 300 V _{RMS}		I-IV	1-111		
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}		I-IV	n/a		
	120 00001 1	Rated mains voltage ≤ 1000 V _{RMS}		1-111	n/a		
DIN EN	I IEC 60747-17 (VDE 0884-17	(2)					
\/	Maximum repetitive peak	AC voltage (hineler)	ISO774x	2121	566	V _{PK}	
V_{IORM}	isolation voltage	AC voltage (bipolar)	ISO7741B	1414	n/a	V _{PK}	
		AC voltage; Time dependent dielectric breakdown	ISO774x	1500	400	.,	
.,	Maximum working isolation	(TDDB) Test; See Figure 8-7	ISO7741B	1000	n/a	V _{RMS}	
V _{IOWM}	voltage	DC voltage	ISO774x	2121	566	V _{DC}	
			ISO7741B	1414	n/a		
V_{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 x V _{IOTM} , t= 1 s (100% production)	DTM,		4242	V _{PK}	
		Tested in air, 1.2/50-µs waveform per IEC	ISO774x	8000	V _{PK}		
V _{IMP}	Maximum impulse voltage ⁽³⁾	62368-1	ISO7741B	6000	n/a	V _{PK}	
	Maximum surge isolation	V _{IOSM} ≥ 1.3 x V _{IMP} ; Tested in oil (qualification	ISO774x	12800	10000	\ <u>'</u>	
V_{IOSM}	voltage ⁽⁴⁾	test), 1.2/50-µs waveform per IEC 62368-1	aiiiicatiori		n/a	V _{PK}	
		Method a, After Input-output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s		≤5	≤5		
		Method a, After environmental tests subgroup 1,	$V_{pd(m)} = 1.6 \text{ x } V_{IORM},$ $t_m = 10 \text{ s } (ISO774x)$	- ≤5	≤5		
q _{pd}	Apparent charge ⁽⁵⁾	ent charge ⁽⁵⁾ $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$				рC	
		Method b: At routine test (100% production) and preconditioning (type test); $V_{ini} = 1.2 \text{ x } V_{IOTM}, t_{ini} = 1 \text{ s;} \\ V_{pd(m)} = 1.875 \text{ x } V_{IORM} \text{ (ISO774x) or } V_{pd(m)} = 1.5 \text{ x } V_{IORM} \text{ (ISO7741B),} \\ t_m = 1 \text{ s (method b1) or } \\ V_{pd(m)} = V_{ini,} t_m = t_{ini} \text{ (method b2)}$			≤5		
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	$V_{IO} = 0.4 \text{ x sin } (2\pi\text{ft}), f = 1 \text{ MHz}$		≅1	≅1	pF	
		$V_{IO} = 500 \text{ V}, T_A = 25^{\circ}\text{C}$ $V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$ $V_{IO} = 500 \text{ V} \text{ at } T_S = 150^{\circ}\text{C}$			>10 ¹²		
R _{IO}	Isolation resistance ⁽⁶⁾				>10 ¹¹	Ω	
					>10 ⁹	-	
	Pollution degree			2	2		
	+			55/125/	55/125/		



PARAMETER		DADAMETED	TEST CONDITIONS		VALUE		UNIT
	PARAMETER		TEST CONDITIONS			DBQ-16	
	Vico	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \text{ x } V_{ISO}$, t = 1 s (100% production)		5000	3000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- 3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-terminal device.

Submit Document Feedback



5.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 62368-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1	Certified according to EN 61010-1 and EN 62368-1
Maximum transient isolation voltage, 8000 V _{PK} (DW-16) and 4242 V _{PK} (DBQ-16); Maximum repetitive peak isolation voltage, 2121 V _{PK} (DW-16, Reinforced), 1414 V _{PK} (DW-16, Basic) and 566 V _{PK} (DBQ-16); Maximum surge isolation voltage, 12800 V _{PK} (DW-16, Reinforced), 7800 V _{PK} (DW-16, Basic) and 10000 V _{PK} (DBQ-16)	Reinforced insulation per CSA 62368-1 and IEC 62368-1 600V _{RMS} (DW-16) and 370 V _{RMS} (DBQ-16) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1 and IEC 60601-1, 250 V _{RMS} (DW-16) max working voltage	DW-16: Single protection, 5000 V _{RMS} ; DBQ-16: Single protection, 3000 V _{RMS}	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage; DBQ-16: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V _{RMS} maximum working voltage	5000 V _{RMS} (DW-16) and 3000 V _{RMS} (DBQ-16) Reinforced insulation per EN 61010-1 up to working voltage of 600 V _{RMS} (DW-16) and 300 V _{RMS} (DBQ-16) 5000 V _{RMS} (DW-16) and 3000 V _{RMS} (DBQ-16) Reinforced insulation per EN 62368-1 up to working voltage of 600 V _{RMS} (DW-16) and 370 V _{RMS} (DW-16)
Reinforced certificate: 40040142 Basic certificate: 40047657	Master contract number: 220991	File number: E181974	Certificate numbers: CQC21001304083 (DW-16) CQC18001199097 (DBQ-16)	Client ID number: 77311

Submit Document Feedback



5.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16	PACKAGE					
		$R_{\theta JA}$ =83.4°C/W, V_{I} = 5.5 V, T_{J} = 150°C, T_{A} = 25°C, see Figure 5-1			273	
I _S	Safety input, output, or supply current	$R_{\theta JA} = 83.4^{\circ}\text{C/W}, V_{I} = 3.6 \text{ V}, T_{J} = 150^{\circ}\text{C}, T_{A} = 25^{\circ}\text{C}, \text{ see Figure 5-1}$	41		416	mA
		$R_{\theta,JA} = 83.4$ °C/W, $V_I = 2.75$ V, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 5-1			545	
Ps	Safety input, output, or total power	$R_{\theta,JA}$ = 83.4°C/W, T_J = 150°C, T_A = 25°C, see Figure 5-3			1499	mW
Ts	Maximum safety temperature				150	°C
DBQ-1	6 PACKAGE			-		
		$R_{\theta JA} = 109^{\circ} C/W, V_I = 5.5 V, T_J = 150^{\circ} C,$ $T_A = 25^{\circ} C$, see Figure 5-2			209	
Is	Safety input, output, or supply current	$R_{\theta JA} = 109^{\circ}C/W, V_{I} = 3.6 \text{ V}, T_{J} = 150^{\circ}C,$ $T_{A} = 25^{\circ}C, \text{ see Figure 5-2}$			319	mA
		$R_{\theta,JA} = 109^{\circ}\text{C/W}, V_1 = 2.75 \text{ V}, T_J = 150^{\circ}\text{C}, T_A = 25^{\circ}\text{C}, \text{ see Figure 5-2}$			417	
Ps	Safety input, output, or total power	$R_{\theta,JA}$ = 109°C/W, T_J = 150°C, T_A = 25°C, see Figure 5-4			1147	mW
T _S	Maximum safety temperature				150	°C

The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, TA.

Submit Document Feedback

The junction-to-air thermal resistance, $R_{\theta JA}$, in the table above is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



5.9 Electrical Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -4 mA; See Figure 6-1	V _{CCO} - 0.4 (1)	4.8		V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA; See Figure 6-1		0.2	0.4	V
V _{IT+(IN)}	Rising input switching threshold			0.6 x V _{CCI}	0.7 x V _{CCI}	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}	0.4 x V _{CCI}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}	0.2 x V _{CCI}		V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx		·	10	μA
I _{IL}	Low-level input current	V _{IL} = 0 V at INx	-10			μA
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at ENx			20	μA
I _{IL}	Low-level input current	V _{IL} = 0 V at ENx	-20			μA
СМТІ	Common mode transient immunity	V _I = V _{CCI} or 0 V, V _{CM} = 1200 V; See Figure 6-4	85	100		kV/µs
Cı	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi f t), f = 1$ MHz, $V_{CC} = 5 \text{ V}$		2		pF

 V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} Measured from input pin to same side ground. (1)



5.10 Supply Current Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7740						
	EN2 = 0 V; V _I = V _{CC1} (1)(ISO7740);		I _{CC1}	1.2	2.3	
Supply ourrent Disable	V _I = 0 V (ISO7740 with F suffix)		I _{CC2}	0.3	0.8	
Supply current - Disable	EN2 = 0 V; V _I = 0 V ⁽¹⁾ (ISO7740);		I _{CC1}	5.5	7.8	
	V _I = V _{CC1} (ISO7740 with F suffix)		I _{CC2}	0.3	0.8	
	V. = 0 V (ISO7740 with E cuffix)		I _{CC1}	1.2	2.3	
Supply current - DC signal			I _{CC2}	2	3.6	
oupply current - DO signal	EN2 = V_{CC2} ; V_I = 0 V (ISO7740); V_I = V_{CC1} (ISO7740 with F suffix)		I _{CC1}	5.5	7.8	mA
			I _{CC2}	2.2	3.9	шА
		1 Mbps	I _{CC1}	3.3	4.7	
		1 Mbp3	I _{CC2}	2.3	4	
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}	3.4	4.9	
	wave clock input; C _L = 15 pF	To Mibpo	I _{CC2}	4.2	6.4	
		100 Mbps	I _{CC1}	3.8	6.6	
		Too Mapo	I _{CC2}	22.7	29.5	
ISO7741						
Supply current - Disable	EN1 = EN2 = 0 V; V _I = V _{CCI} (ISO774	l 1);	I _{CC1}	1	2.2	
	$V_I = 0 V (ISO7741 \text{ with F suffix})$		I _{CC2}	0.8	1.6	
	EN1 = EN2 = 0 V; V _I = 0 V (ISO774	1);	I _{CC1}	4.3	6.3	
	V _I = V _{CCI} (ISO7741 with F suffix)		I _{CC2}	1.8	2.8	
	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ (1)(ISO7741); $V_I = 0$ V (ISO7741 with F suffix) EN1 = EN2 = V_{CCI} ; $V_I = 0$ V (ISO7741); $V_I = V_{CCI}$ (ISO7741 with F suffix)		I _{CC1}	1.5	2.9	mA
Supply current - DC signal			I _{CC2}	2	3.7	
cupply cultone Bo signal			I _{CC1}	4.8	6.8	
			I _{CC2}	3.2	5.2	
		1 Mbps	I _{CC1}	3.2	4.8	
			I _{CC2}	2.8	4.6	
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}	3.7	5.5	
cupply cultone 710 digital	wave clock input; C _L = 15 pF	To Mibpo	I _{CC2}	4.2	6.4	
		100 Mbps	I _{CC1}	8.6	12.5	
		Too Mapo	I _{CC2}	18	24	
ISO7742						
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (1)(ISO7 $V_I = 0$ V (ISO7742 with F suffix)	742);	I _{CC1} , I _{CC2}	0.9	2	
oupply duffert - bisable	EN1 = EN2 = 0 V; V_I = 0 V (1)(ISO77 V_I = V_{CCI} (ISO7742 with F suffix)	742);	I _{CC1} , I _{CC2}	3	4.6	
Supply ourrent DC size-1	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ (1)(ISO $V_I = 0$ V (ISO7742 with F suffix)	7742);	I _{CC1} , I _{CC2}	1.7	3.5	mA
Supply current - DC signal	EN1 = EN2 = V_{CCI} ; V_I = 0 V (ISO7742); V_I = V_{CCI} (ISO7742 with F suffix)		I _{CC1} , I _{CC2}	4	6	
		1 Mbps	I _{CC1,} I _{CC2}	3	4.9	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I _{CC1,} I _{CC2}	4	6	
	wave clock input; C _L = 15 pF		I _{CC1,} I _{CC2}	13.4	18.3	

⁽¹⁾ $V_{CCI} = Input-side V_{CC}$

Product Folder Links: ISO7740 ISO7741 ISO7742



5.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -2mA; See Figure 6-1	V _{CCO} - 0.3 ⁽¹⁾	3.2		V
V _{OL}	Low-level output voltage	I _{OL} = 2mA; See Figure 6-1		0.1	0.3	V
V _{IT+(IN)}	Rising input switching threshold			0.6 x V _{CCI}	0.7 x V _{CCI} ⁽¹⁾	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}	0.4 x V _{CCI}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}	0.2 x V _{CCI}		V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx			10	μΑ
I _{IL}	Low-level input current	V _{IL} = 0 V at INx	-10			μΑ
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at ENx			30	μΑ
I _{IL}	Low-level input current	V _{IL} = 0 V at ENx	-30			μΑ
СМТІ	Common mode transient immunity	V _I = V _{CCI} or 0 V, V _{CM} = 1200 V; See Figure 6-4	85	100		kV/µs

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}



5.12 Supply Current Characteristics—3.3-V Supply

V_{CC1} = V_{CC2} = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	IS	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7740						
	EN2 = 0 V; V _I = V _{CC1} (1)(ISO7740);		I _{CC1}	1.2	2.3	
Supply current - Disable	V _I = 0 V (ISO7740 with F suffix)		I _{CC2}	0.3	0.7	
Supply current - Disable	EN2 = 0 V; V _I = 0 V ⁽¹⁾ (ISO7740);		I _{CC1}	5.5	7.8	
	V _I = V _{CC1} (ISO7740 with F suffix)		I _{CC2}	0.3	0.7	
	V _I = 0 V (ISO7740 with F suffix) EN2 = V _{CC2} ; V _I = 0 V (ISO7740); V _I = V _I = V _I = 0 V (ISO7740);		I _{CC1}	1.2	2.2	
Supply current - DC signal			I _{CC2}	1.9	3.6	
capply carrolle 20 digital			I _{CC1}	5.5	7.8	mA
			I _{CC2}	2.2	3.9	1111
		1 Mbps	I _{CC1}	3.3	4.7	
		· mspc	I _{CC2}	2.2	3.9	
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}	3.4	4.7	
Cappy current 7.0 digital	wave clock input; $C_L = 15 \text{ pF}$		I _{CC2}	3.6	5.6	
		100 Mbps	I _{CC1}	3.3	5.7	
		100 Mispo	I _{CC2}	17	22.3	
ISO7741						
Supply current - Disable	EN1 = EN2 = 0 V; V _I = V _{CCI} (ISO774	11) ;	I _{CC1}	1	2.1	
	V _I = 0 V (ISO7741 with F suffix)		I _{CC2}	0.8	1.5	
	EN1 = EN2 = 0 V; V _I = 0 V (ISO774	1);	I _{CC1}	4.3	6.3	
	V _I = V _{CCI} (ISO7741 with F suffix)		I _{CC2}	1.9	2.7	
	$\begin{split} & \text{EN1} = \text{EN2} = \text{V}_{\text{CCI}}; \ \text{V}_{\text{I}} = \text{V}_{\text{CCI}} \ ^{\text{(1)}} (\text{ISO7741}); \\ & \text{V}_{\text{I}} = 0 \ \text{V} \ (\text{ISO7741} \ \text{with F suffix}) \\ & \text{EN1} = \text{EN2} = \text{V}_{\text{CCI}}; \ \text{V}_{\text{I}} = 0 \ \text{V} \ (\text{ISO7741}); \\ & \text{V}_{\text{I}} = \text{V}_{\text{CCI}} \ (\text{ISO7741} \ \text{with F suffix}) \end{split}$		I _{CC1}	1.5	2.8	mA
Supply current - DC signal			I _{CC2}	2	3.7	
ouppry current - Do signal			I _{CC1}	4.8	6.8	
			I _{CC2}	3.2	5.1	
		1 Mbps	I _{CC1}	3.2	4.7	
		1 Mbps	I _{CC2}	2.7	4.5	
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}	3.5	5.2	
oupply current - AC signal	wave clock input; C _L = 15 pF	TO MIDPS	I _{CC2}	3.7	5.8	
		100 Mbps	I _{CC1}	6.8	10	
		100 Mbps	I _{CC2}	13.7	18.6	•
ISO7742						
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (1)(ISO7 $V_I = 0$ V (ISO7742 with F suffix)	742);	I _{CC1} , I _{CC2}	0.9	2	
Cappiy Carretit - Disable	EN1 = EN2 = 0 V; V _I = 0 V ⁽¹⁾ (ISO77 V _I = V _{CCI} (ISO7742 with F suffix)	742);	I _{CC1} , I _{CC2}	3	4.6	
Supply ourrent DO signal	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ (ISO $V_I = 0$ V (ISO7742 with F suffix)	7742);	I _{CC1} , I _{CC2}	1.7	3.4	mA
Supply current - DC signal	EN1 = EN2 = V _{CCI} ; V _I = 0 V (ISO7742); V _I = V _{CCI} (ISO7742 with F suffix)		I _{CC1} , I _{CC2}	4	5.9	
		1 Mbps	I _{CC1} , I _{CC2}	2.9	4.8	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I _{CC1,} I _{CC2}	3.6	5.6	
	wave clock input, of - 15 pi	100 Mbps	I _{CC1} , I _{CC2}	10.3	14.4	

⁽¹⁾ $V_{CCI} = Input-side V_{CC}$

Product Folder Links: ISO7740 ISO7741 ISO7742



5.13 Electrical Characteristics—2.5-V Supply

V_{CC1} = V_{CC2} = 2.5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1mA; See Figure 6-1	V _{CCO} - 0.2 ⁽¹⁾	2.45		V
V _{OL}	Low-level output voltage	I _{OL} = 1mA; See Figure 6-1		0.05	0.2	V
V _{IT+(IN)}	Rising input switching threshold			0.6 x V _{CCI}	0.7 x V _{CCI}	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}	0.4 x V _{CCI}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}	0.2 x V _{CCI}		V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx			10	μA
I _{IL}	Low-level input current	V _{IL} = 0 V at INx	-10			μA
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at ENx			30	μA
I _{IL}	Low-level input current	V _{IL} = 0 V at ENx	-30			μΑ
CMTI	Common mode transient immunity	V _I = V _{CCI} or 0 V, V _{CM} = 1200 V; See Figure 6-4	85	100		kV/μs

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}



5.14 Supply Current Characteristics—2.5-V Supply

V_{CC1} = V_{CC2} = 2.5 V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	IS	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7740						
	EN2 = 0 V; V _I = V _{CC1} (1)(ISO7740);		I _{CC1}	1.2	2.2	
Cumply ourrant Disable	$V_I = 0 V (ISO7740 \text{ with F suffix})$		I _{CC2}	0.3	0.7	
Supply current - Disable	EN2 = 0 V; $V_I = 0 V^{(1)}(ISO7740)$; $V_I = V_{CC1}$ (ISO7740 with F suffix)		I _{CC1}	5.5	7.8	
			I _{CC2}	0.3	0.7	
	V = 0 V (ISO7740 with E cuffix)		I _{CC1}	1.2	2.2	
Supply current - DC signal			I _{CC2}	1.9	3.6	
Supply current - DC signal	EN2 = V _{CC2} ; V _I = 0 V (ISO7740);		I _{CC1}	5.4	7.8	mA
	$V_I = V_{CC1}$ (ISO7740 with F suffix)		I _{CC2}	2.2	3.9	""
		1 Mbps	I _{CC1}	3.3	4.7	
		1 mopo	I _{CC2}	2.2	3.9	
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}	3.4	4.8	
	wave clock input; C _L = 15 pF	10 maps	I _{CC2}	3.2	5.1	
		100 Mbps	I _{CC1}	3.2	5.5	
		100 Misps	I _{CC2}	13	17.7	
ISO7741						
Supply current - Disable	EN1 = EN2 = 0 V; V _I = V _{CCI} (ISO77	41);	I _{CC1}	1	2.2	
	V _I = 0 V (ISO7741 with F suffix)		I _{CC2}	8.0	2.8	
	EN1 = EN2 = 0 V; V _I = 0 V (ISO774	-1);	I _{CC1}	4.3	6.3	
	$V_I = V_{CCI}$ (ISO7741 with F suffix)		I _{CC2}	1.8	2.8	
	EN1 = EN2 = V_{CCI} ; $V_{I} = V_{CCI}$ (1)(ISO7741); $V_{I} = 0$ V (ISO7741 with F suffix) EN1 = EN2 = V_{CCI} ; $V_{I} = 0$ V (ISO7741); $V_{I} = V_{CCI}$ (ISO7741 with F suffix)		I _{CC1}	1.4	2.9	
Supply current - DC signal			I _{CC2}	2	3.9	mA
oupply current - Do signal			I _{CC1}	4.7	6.8	
			I _{CC2}	3.2	5.21	
		1 Mbps 10 Mbps	I _{CC1}	3.1	4.8	
			I _{CC2}	2.7	4.7	
Supply current - AC signal	All channels switching with square		I _{CC1}	3.4	5.2	
cupply cultone 710 signal	wave clock input; C _L = 15 pF	10 Misps	I _{CC2}	3.5	5.64	
		100 Mbps	I _{CC1}	5.6	8.7	
		100 Mbp3	I _{CC2}	10.8	15	
ISO7742						
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (1)(ISO) $V_I = 0$ V (ISO7742 with F suffix)	7742);	I _{CC1} , I _{CC2}	0.9	1.9	
outphy current - bisable	EN1 = EN2 = 0 V; V_1 = 0 V ⁽¹⁾ (ISO7 V_1 = V_{CCI} (ISO7742 with F suffix)	742);	I _{CC1} , I _{CC2}	3	4.6	
Committee and the Committee of the Commi	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ (1)(ISC $V_I = 0$ V (ISO7742 with F suffix))7742);	I _{CC1} , I _{CC2}	1.7	3.4	mA
Supply current - DC signal	EN1 = EN2 = V _{CCI} ; V _I = 0 V (ISO7742); V _I = V _{CCI} (ISO7742 with F suffix)		I _{CC1} , I _{CC2}	4	5.9	
		1 Mbps	I _{CC1} , I _{CC2}	2.9	4.7	
Supply current - AC signal	All channels switching with square wave clock input; C _L = 15 pF	10 Mbps	I _{CC1} , I _{CC2}	3.4	5.4	
	wave Glock Input, CL - 13 pr	100 Mbps	I _{CC1} , I _{CC2}	8.3	11.9	

⁽¹⁾ $V_{CCI} = Input-side V_{CC}$

Product Folder Links: ISO7740 ISO7741 ISO7742



5.15 Switching Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	Coo Figure 6.4	6	10.7	17	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Figure 6-1		0	5.9	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				4.4	ns
t _r	Output signal rise time	Coo Figure 6.4		2.4	3.9	ns
t _f	Output signal fall time	See Figure 6-1		2.4	3.9	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			9	22	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			9	20	ns
	Enable propagation delay, high impedance-to-high output for ISO774x			7	20	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix	See Figure 6-2		3	8.5	μs
	Enable propagation delay, high impedance-to-low output for ISO774x			3	8.5	μs
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix			7	20	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7V. See Figure 6-4		0.1	0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.8		ns

⁽¹⁾ Also known as pulse skew.

⁽²⁾ t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



5.16 Switching Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

001	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 6.4	6	11	18.5	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 6-1		0.1	5.9	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4.4	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				5	ns
t _r	Output signal rise time	See Figure 6.1		1.3	3	ns
t _f	Output signal fall time	See Figure 6-1		1.3	3	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			17	31	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			17	30	ns
	Enable propagation delay, high impedance-to-high output for ISO774x			17	30	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix	See Figure 6-2		3.2	8.5	μs
	Enable propagation delay, high impedance-to-low output for ISO774x			3.2	8.5	μs
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix			17	30	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7V. See Figure 6-4		0.1	0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.9		ns

⁽¹⁾ Also known as pulse skew.

Product Folder Links: ISO7740 ISO7741 ISO7742

⁽²⁾ t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



5.17 Switching Characteristics—2.5-V Supply

V_{CC1} = V_{CC2} = 2.5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 6.1	7.5	12	21	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Figure 6-1		0.2	5.9	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4.4	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				5.3	ns
t _r	Output signal rise time	Con Firmer C.4		1	3.5	ns
t _f	Output signal fall time	See Figure 6-1		1	3.5	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			22	41	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			22	40	ns
	Enable propagation delay, high impedance-to-high output for ISO774x			18	40	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix	See Figure 6-2		3.3	8.5	μs
	Enable propagation delay, high impedance-to-low output for ISO774x			3.3	8.5	μs
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix			18	40	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7V. See Figure 6-4		0.1	0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.7		ns

⁽¹⁾ Also known as pulse skew.

⁽²⁾ t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



5.18 Insulation Characteristics Curves




Figure 5-1. Thermal Derating Curve for Safety Limiting Current for DW-16 Package




Figure 5-2. Thermal Derating Curve for Safety Limiting Current for DBQ-16 Package




Figure 5-3. Thermal Derating Curve for Safety Limiting Power for DW-16 Package





Figure 5-4. Thermal Derating Curve for Safety Limiting Power for DBQ-16 Package


Submit Document Feedback




5.19 Typical Characteristics








6 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3ns, $Z_O = 50 \Omega$. At the input, 50 Ω resistor is required to terminate Input Generator signal. The $50-\Omega$ resistor is not needed in the actual application.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 6-1. Switching Characteristics Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 10 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O =$ 50 Ω .
- B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.


Figure 6-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform





- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 6-3. Default Output Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6-4. Common-Mode Transient Immunity Test Circuit

Submit Document Feedback



7 Detailed Description

7.1 Overview

The ISO774x family of devices an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the ENx pin is low then the output goes to high impedance. The ISO774x devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 7-1, shows a functional block diagram of a typical channel.

7.2 Functional Block Diagram




Figure 7-1. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 7-2 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 7-2. On-Off Keying (OOK) Based Modulation Scheme



7.3 Feature Description

Table 7-1 provides an overview of the device features.

Table 7-1. Device Features

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION
ISO7740	4 Forward,	100 Mbps	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
1307740	0 Reverse	100 Mbps	i ligii	DBQ-16	3000 V _{RMS} / 4242 V _{PK}
ISO7740 with F suffix	4 Forward,	100 Mbps	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
1307740 WILLIT SUIIX	0 Reverse		Low	DBQ-16	3000 V _{RMS} / 4242 V _{PK}
ISO7741	3 Forward, 1 Reverse	100 Mbps	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
1307741				DBQ-16	3000 V _{RMS} / 4242 V _{PK}
ISO7741 with F suffix	3 Forward, 1 Reverse	100 Mbps	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
1307741 WILLI F SUIIX				DBQ-16	3000 V _{RMS} / 4242 V _{PK}
ISO7741B	3 Forward, 1 Reverse	100 Mbps	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
ISO7741B with F suffix	3 Forward, 1 Reverse	100 Mbps	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
ISO7742	2 Forward,	100 Mbps	∐igh	DW-16	5000 V _{RMS} / 8000 V _{PK}
1307742	2 Reverse	100 Mbps	High	DBQ-16	3000 V _{RMS} / 4242 V _{PK}
ISO7742 with F suffix	2 Forward,	100 Mbps	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
1007742 WILLIT SUIIX	2 Reverse	100 Mbps	LOW	DBQ-16	3000 V _{RMS} / 4242 V _{PK}

7.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO774x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- · Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs
- Reduced common mode currents across the isolation barrier by providing purely differential internal operation.

Submit Document Feedback



7.4 Device Functional Modes

Table 7-2 lists the functional modes for the ISO774x devices.

Table 7-2. Function Table

Table 7 2.1 dilottoli Table								
V _{CCI}	V _{cco}	INPUT (INx) ⁽²⁾	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS			
		Н	H or open	Н	Normal Operation:			
5	5	L	H or open	L	A channel output assumes the logic state of the input.			
PU			Default mode: When INx is open, the corresponding channel output goes to the default logic state. Default is <i>High</i> for ISO774x and <i>Low</i> for ISO774x with F suffix.					
Х	PU	х	L	Z	A low value of output enable causes the outputs to be high-impedance.			
PD	PU	X	H or open	Default	Default mode: When $V_{\rm CCI}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO774x and <i>Low</i> for ISO774x with F suffix. When $V_{\rm CCI}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{\rm CCI}$ transitions from powered-up to unpowered, channel output assumes the selected default state.			
Х	PD	Х	Х	Undetermined	When $V_{\rm CCO}$ is unpowered, a channel output is undetermined ⁽¹⁾ . When $V_{\rm CCO}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input.			

The outputs are in undetermined state when 1.7 V < V_{CCI} , V_{CCO} < 2.25 V. A strongly driven input signal can weakly power the floating V_{CC} through an internal protection diode and cause undetermined output.



7.4.1 Device I/O Schematics




Figure 7-3. Device I/O Schematics

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The ISO774x devices are high-performance, quad-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi-controller driving applications and reduce power consumption. The ISO774x devices use single-ended CMOS-logic switching technology. The voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

8.2 Typical Application

Figure 8-1 shows the isolated serial peripheral interface (SPI).




Figure 8-1. Isolated SPI for an Analog Input Module With 16 Input



8.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

PARAMETER	VALUE
Supply voltage, V _{CC1} and V _{CC2}	2.25 to 5.5 V
Decoupling capacitor between V _{CC1} and GND1	0.1 µF
Decoupling capacitor from V _{CC2} and GND2	0.1 µF

8.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO774x family of devices only require two external bypass capacitors to operate.





Figure 8-2. Typical ISO774x Circuit Hook-up

The DWW package provides wider creepage and clearance without the need for two isolators in series or an extra isolated power supply, saving design cost and board space. For more details, please refer to the technical document *How to Meet the Higher Isolation Creepage & Clearance Needs in Automotive Applications*.

Submit Document Feedback

8.2.3 Application Curve

The following typical eye diagrams of the ISO774x family of devices indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.



8.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 8-6 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 50% for lifetime which translates into minimum required insulation lifetime of 30 years at a working voltage that's 20% higher than the specified value.

Figure 8-7 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over the lifetime of the barrier. Based on the TDDB data, the intrinsic capability of the insulation is 1500 V_{RMS} with a lifetime of 36 years. Other factors, such as package size, pollution degree, material group, and more can further limit the working voltage of the component. The working voltage of DW-16 package is specified up to 1500 V_{RMS} . At the lower working voltages, the corresponding insulation lifetime is much longer than 36 years. DBQ-16 package at 400 V_{RMS} working voltage has a much longer lifetime than DW-16 package.






Figure 8-6. Test Setup for Insulation Lifetime Measurement




Figure 8-7. Insulation Lifetime Projection Data

8.3 Power Supply Recommendations

To help provide reliable operation at data rates and supply voltages, a $0.1-\mu F$ bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A . For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies data sheet or SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet .

Submit Document Feedback

8.4 Layout

8.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 8-8). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the
 inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits
 of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typical have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the *Digital Isolator Design Guide*.

8.4.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit boards. This PCB is preferred over cheaper alternatives due to the lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.

8.4.2 Layout Example




Figure 8-8. Layout Example Schematic



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ADS79xx 12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs, data sheet
- Texas Instruments, Digital Isolator Design Guide, application note
- Texas Instruments, Isolation Glossary, application note
- Texas Instruments, *How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems*, application note
- Texas Instruments, MSP430G2132 Mixed Signal Microcontroller, data sheet
- Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference, data sheet
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies, data sheet
- Texas Instruments, SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies, data sheet
- Texas Instruments, TLV707, TLV707P 200-mA, Low-IQ, Low-Noise, Low-Dropout Regulator for Portable Devices, data sheet

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary


This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (January 2024) to Revision J (October 2024)		Page
•	Updated the numbering format for tables, figures, and cross-references throughout document	2
•	Updated distance through isolation, while maintaining other insulation specifications	
•	Updated the input leakage current for ENx pins throughout the electrical characteristic sections	13
	Updated the TDDB plot and the projected lifetime	

Product Folder Links: ISO7740 ISO7741 ISO7742



www	v ti	.com	

C	Updated Features list Updated numbering format for tables, figures and cross-references throughout document Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide more accurate system-level thermal calculations Updated electrical and switching characteristics to match device performance	Page
•	Updated Features list	1
•	Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide mor	e
	accurate system-level thermal calculations	6
•	Updated electrical and switching characteristics to match device performance	6

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 1-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7740DBQ	LIFEBUY	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7740	
ISO7740DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7740	Samples
ISO7740DW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7740	
ISO7740DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7740	Samples
ISO7740FDBQ	LIFEBUY	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7740F	
ISO7740FDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7740F	Samples
ISO7740FDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7740F	
ISO7740FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7740F	Samples
ISO7741BDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741B	
ISO7741BDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741B	Samples
ISO7741DBQ	LIFEBUY	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7741	
ISO7741DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7741	Samples
ISO7741DW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741	
ISO7741DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741	Samples
ISO7741FBDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	(ISO7731FB, ISO774 1FB)	
ISO7741FBDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741FB	Samples
ISO7741FDBQ	LIFEBUY	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7741F	
ISO7741FDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7741F	Samples
ISO7741FDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741F	
ISO7741FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741F	Samples
ISO7742DBQ	LIFEBUY	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7742	
ISO7742DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7742	Samples
ISO7742DW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7742	



www.ti.com 1-Oct-2024

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ISO7742DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7742	Samples
ISO7742FDBQ	LIFEBUY	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7742F	
ISO7742FDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7742F	Samples
ISO7742FDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7742F	
ISO7742FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7742F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 1-Oct-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7740, ISO7741, ISO7742:

• Automotive : ISO7740-Q1, ISO7741-Q1, ISO7742-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 7-Mar-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7740DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7740DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7740DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7740DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7740DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7740FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7740FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7740FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7740FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7740FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7741DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7741DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 7-Mar-2025

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7741DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FBDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FBDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FBDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7741FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7741FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7742DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7742DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7742FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7742FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com 7-Mar-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7740DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7740DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7740DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7740DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7740DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO7740FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7740FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7740FDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7740FDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7740FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO7741BDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7741BDWR	SOIC	DW	16	2000	353.0	353.0	32.0
ISO7741BDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7741DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7741DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7741DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO7741DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7741FBDWR	SOIC	DW	16	2000	353.0	353.0	32.0



PACKAGE MATERIALS INFORMATION

www.ti.com 7-Mar-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7741FBDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7741FBDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7741FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7741FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7741FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO7741FDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7741FDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7742DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7742DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7742DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO7742DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7742DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7742DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7742FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7742FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7742FDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7742FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO7742FDWR	SOIC	DW	16	2000	367.0	367.0	38.0



www.ti.com 7-Mar-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO7740DBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7740DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7740DW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7740FDBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7740FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7740FDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7741BDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7741BDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7741DBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7741DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7741DW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7741FBDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7741FBDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7741FDBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7741FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7741FDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7742DBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7742DW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7742DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7742FDBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7742FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7742FDW	DW	SOIC	16	40	507	12.83	5080	6.6

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SHRINK SMALL-OUTLINE PACKAGE



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated