





Texas Instruments

OPA131, OPA2131, OPA4131 SBOS040B – NOVEMBER 1994 – REVISED JULY 2024

OPAx131 General-Purpose, FET-Input Operational Amplifiers

1 Features

- FET input: I_B = 50pA max
- Low offset voltage: 750µV max
- Wide supply range: ±4.5V to ±18V
- Slew rate: 10V/µs
- Wide bandwidth: 4MHz
- Excellent capacitive load drive
- Single, dual, quad versions

2 Applications

- Data acquisition (DAQ)
- Flow transmitter
- Lab and field instrumentation
- Electrocardiogram (ECG)

3 Description

The OPAx131 series of FET-input op amps provides high performance at low cost. The OPA131 single, OPA2131 dual, and OPA4131 quad versions in industry-standard pinouts allow cost-effective design options.

The OPAx131 series offers excellent general-purpose performance, including low offset voltage, drift, and good dynamic characteristics.


Single and dual versions are available in an 8-pin, SOIC, surface-mount package. The quad version is available in 14-pin and 16-pin, SOIC, surface-mount packages, and a 14-pin PDIP package.

Device Information				
PART NUMBER	CHANNEL COUNT	PACKAGE ⁽¹⁾		
OPA131	Single	D (SOIC, 8)		
OPA2131	Dual	D (SOIC, 8)		
		D (SOIC, 14)		
OPA4131	Quad	DW (SOIC, 16)		
		N (PDIP, 14)		

(1) For more information, see Section 9.

. . .

_



Simplified Transimpedance Amplifier



Table of Contents

1 Features	1
2 Applications	. 1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	. 6
5.1 Absolute Maximum Ratings	
5.2 Recommended Operating Conditions	6
5.3 Thermal Information - OPA131	.7
5.4 Thermal Information - OPA2131	. 7
5.5 Thermal Information - OPA4131	.7
5.6 Electrical Characteristics	8
5.7 Typical Characteristics	9

6 Application and Implementation	. 12
6.1 Application Information	
6.2 Typical Application	. 12
7 Device and Documentation Support	13
7.1 Receiving Notification of Documentation Updates	. 13
7.2 Support Resources	. 13
7.3 Trademarks	. 13
7.4 Electrostatic Discharge Caution	13
7.5 Glossary	13
8 Revision History	. 13
9 Mechanical, Packaging, and Orderable Information.	. 14



4 Pin Configuration and Functions




Figure 4-1. OPA131 D Package, 8-Pin SOIC (Top View)

Table 4-1. Pin Functions: OPA131

PIN		ТҮРЕ	DESCRIPTION	
NAME	NO.		DESCRIPTION	
+IN	3	Input	Noninverting input, channel A	
-IN	2	Input	Inverting input, channel A	
NC	1, 5		Do not connect these pins ⁽¹⁾	
NC	8		No internal connection. Float this pin.	
OUT	6	Output	Output	
V+	7	Power	Positive (highest) power supply	
V–	4	Power	Negative (lowest) power supply	

(1) Existing layouts for the OPA131 D package before revision B of this data sheet do not need to be redesigned.




Figure 4-2. OPA2131 D Package, 8-Pin SOIC (Top View)

P	IN	TYPE	DESCRIPTION	
NAME	NO.	TIFE	DESCRIPTION	
+IN A	3	Input	Noninverting input, channel A	
+IN B	5	Input	Noninverting input, channel B	
–IN A	2	Input	Inverting input, channel A	
–IN B	6	Input	Inverting input, channel B	
OUT A	1	Output	Output, channel A	
OUT B	7	Output	Output, channel B	
V+	8	Power	Positive (highest) power supply	
V–	4	Power	Negative (lowest) power supply	

Copyright © 2024 Texas Instruments Incorporated






Figure 4-3. OPA4131 D Package, 14-Pin SOIC, and N Package, 14-Pin PDIP (Top View)

PIN		ТҮРЕ	DESCRIPTION	
NAME	NO.		DESCRIPTION	
+IN A	3	Input	Noninverting input, channel A	
+IN B	5	Input	Noninverting input, channel B	
+IN C	10	Input	Noninverting input, channel C	
+IN D	12	Input	Noninverting input, channel D	
–IN A	2	Input	Inverting input, channel A	
–IN B	6	Input	Inverting input, channel B	
–IN C	9	Input	Inverting input, channel C	
–IN D	13	Input	Inverting input, channel D	
OUT A	1	Output	Output, channel A	
OUT B	7	Output	Output, channel B	
OUT C	8	Output	Output, channel C	
OUT D	14	Output	Output, channel D	
V+	4	Power	Positive (highest) power supply	
V–	11	Power	Negative (lowest) power supply	

Table 4-3. Pin Functions: OPA4131 D and N packages






Figure 4-4. OPA4131 DW Package, 16-Pin SOIC (Top View)

F	PIN		DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
+IN A	3	Input	Noninverting input, channel A	
+IN B	5	Input	Noninverting input, channel B	
+IN C	12	Input	Noninverting input, channel C	
+IN D	14	Input	Noninverting input, channel D	
–IN A	2	Input	Inverting input, channel A	
–IN B	6	Input	Inverting input, channel B	
–IN C	11	Input	Inverting input, channel C	
–IN D	15	Input	Inverting input, channel D	
OUT A	1	Output	Output, channel A	
OUT B	7	Output	Output, channel B	
OUT C	10	Output	Output, channel C	
OUT D	16	Output	Output, channel D	
V+	4	Power	Positive (highest) power supply	
V-	13	Power	Negative (lowest) power supply	
NC	8, 9	_	No internal connection. Float this pin.	

Table 4-4. Pin Fu	unctions: OPA4131	DW Package
-------------------	-------------------	------------



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
V	Supply voltage, (V+) – (V–)	Dual supply		±18	V	
Vs		Single supply		36	v	
	Input voltage ⁽²⁾		(V–) – 0.5	(V+) + 0.5	V	
	Input current ⁽²⁾			±10	mA	
I _{SC}	Output short-circuit ⁽³⁾		Continu	ous		
T _A	Operating temperature		-55	125	°C	
TJ	Junction temperature			150	°C	
T _{stg}	Storage temperature		-55	125	°C	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails must be current limited to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V-	Supply voltage, (V+) – (V–)	Dual supply	±4.5	±15	±18	V
Vs		Single supply	9	30	36	v
T _A	Ambient temperature		-40		+85	°C



5.3 Thermal Information - OPA131

		OPA131	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	150	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	74	°C/W
R _{θJB}	Junction-to-board thermal resistance	62	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	54.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.4 Thermal Information - OPA2131

		OPA2131	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	150	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	63.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	10.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	62.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Thermal Information - OPA4131

	THERMAL METRIC ⁽¹⁾	D (SOIC)	DW (SOIC)	N (PDIP)	UNIT
		14 PINS	16 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	110	110	80	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	56	N/A	N/A	°C/W
R _{θJB}	Junction-to-board thermal resistance	53	N/A	N/A	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19	N/A	N/A	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	46	N/A	N/A	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.6 Electrical Characteristics

at $T_{\Delta} = 25^{\circ}C$, $V_{S} = \pm 15V$, $R_{I} = 10^{\circ}$	kΩ connected to midsupply, and V_{CM} = V_{OUT} =	= midsupply (unless otherwise noted)


	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT			
OFFSET \	VOLTAGE									
		OPAx131UA			±0.2	±1				
Vos	Input offset voltage	OPA2131U, OPA4131U	J		±0.2	±1.5	mV			
		OPA131U			±0.2	±0.75				
dV _{OS} /dT	Input offset voltage drift	$T_A = -40^{\circ}C$ to +85°C			±2	±10	µV/°C			
PSRR	Power-supply rejection ratio	9V ≤ V _S ≤ 36V	OPAx131UA, OPA2131U, OPA4131U		±50	±200	μV/V			
		_	OPA131U		±50	±100				
INPUT BIA	AS CURRENT	ł								
					±5	±50				
IB	Input bias current ⁽¹⁾	$T_A = -40^{\circ}C$ to +85°C		See Typic	al Character	istics	pА			
los	Input offset current ⁽¹⁾				±1	±50	pА			
NOISE						I				
		f = 10Hz			21					
		f = 100Hz			16		· · · ·			
e _n	Input voltage noise density	f = 1kHz			15		nV/√Hz			
		f = 10kHz			15					
In	Input current noise density	f = 1kHz			3		fA/√Hz			
	DLTAGE									
V _{CM}	Common-mode voltage			(V–) + 3		(V+) – 3.5	V			
CMRR	Common-mode rejection ratio	–12V ≤ V _{CM} ≤ 11.5V	OPAx131UA, OPA2131U, OPA4131U	70 80			dB			
0			OPA131U	80	86		45			
INPUT IM	PEDANCE									
	Differential				10 ¹⁰ 5					
	Common-mode	–13V ≤ V _{CM} ≤ 11.5V			10 ¹² 4.3		Ω pF			
OPEN-LO	DOP GAIN									
A _{OL}	Open-loop voltage gain	–12V ≤ V _O ≤ 12V	OPAx131UA, OPA2131U, OPA4131U	94	110		dB			
02		OPA131U		100	110					
FREQUEN										
GBW	Gain bandwidth product				4		MHz			
SR	Slew rate				10		V/µs			
			0.1%		1.5					
	Settling time	10V step, G = 1	0.01%		2		μs			
THD+N	Total harmonic distortion plus noise	f = 1kHz, G = 1, V _O = 3	.5V _{rms}		0.0008%					
OUTPUT	- 1									
			Positive	(V+) – 3	(V+) – 2.5					
		$R_L = 2k\Omega$				() () ()	V			
Vo	Voltage output		Negative		(V–) + 2.5	(V–) + 3				
	Voltage output Short-circuit current		Negative		(V-) + 2.5 ±20	(V–) + 3	mA			
I _{SC}	Short-circuit current		Negative			(V-) + 3	mA			
	Short-circuit current		OPAx131UA			(V-) + 3 ±1.75	mA			

(1) High-speed test at $T_J = 25^{\circ}C$.



5.7 Typical Characteristics


at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 10$ k Ω connected to midsupply, and $V_{CM} = V_{OUT}$ = midsupply (unless otherwise noted)





5.7 Typical Characteristics (continued)


at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 10$ k Ω connected to midsupply, and $V_{CM} = V_{OUT}$ = midsupply (unless otherwise noted)





5.7 Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 10$ k Ω connected to midsupply, and $V_{CM} = V_{OUT}$ = midsupply (unless otherwise noted)





6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information

The OPAx131 series op amps are unity-gain stable and an excellent choice for a wide range of general-purpose applications. Bypass power-supply pins with 10nF ceramic capacitors or larger.

The OPAx131 series op amps are free from unexpected output phase-reversal common with FET op amps. Many FET-input op amps exhibit phase-reversal of the output when the input common-mode voltage range is exceeded. This can occur in voltage-follower circuits, causing serious problems in control-loop applications. All circuitry is completely independent in dual and quad versions, and normal behavior can be expected when one amplifier in a package is overdriven or short-circuited.

6.1.1 Offset Voltage Trim

The offset voltage of the OPAx131 amplifiers is laser trimmed and usually requires no user adjustment. The OPAx131 provide less than ± 1 mV of input offset voltage and less than 10μ V/°C of input offset voltage drift over the operating temperature range.

6.2 Typical Application




Figure 6-1. Second-Order Low-Pass Filter

6.2.1 Input Bias Current

The input bias current is approximately 5pA at room temperature and increases with temperature (see also Figure 5-5). Input bias current also varies with common-mode voltage and power-supply voltage. This variation depends on the voltage between the negative power supply and the common-mode input voltage.



7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

7.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

7.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 2002) to Revision B (July 2024)

	······································	- 5-
•	Updated the numbering format for tables, figures, and cross-references throughout the document Added the Device Information table, and the Applications, Pin Configuration and Functions, Specifications, Recommended Operating Conditions, Thermal Information, Application and Implementation, Typical Application, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information	
	sections	1
•	Updated Description	1
•	Deleted obsolete PDIP packages for OPA131 and OPA2131	3
•	Updated input voltage in Absolute Maximum Ratings	6
•	Added input current and related footnote to Absolute Maximum Ratings	6
•	Changed format of <i>Electrical Characteristics</i> to latest standard	8
•	Updated nominal conditions in the header of <i>Electrical Characteristics</i>	8
•	Deleted channel separation specification	8
•	Updated common-mode voltage MAX value	
•	Updated common-mode rejection ratio and common-mode input impedance test conditions	8
•	Changed differential input impedance from $10^{10}\Omega \parallel 1$ pF to $10^{10}\Omega \parallel 5$ pF	8
•	Changed common-mode input impedance from $10^{10}\Omega \parallel 3pF$ to $10^{10}\Omega \parallel 4.3pF$	8
•	Updated open loop voltage gain MIN and TYP values for $R_L = 10k\Omega$ and $R_L = 2k\Omega$	<mark>8</mark>
•	Updated settling time test condition	8
•	Moved voltage output negative MIN values to MAX values	8

Page



•	Deleted note 1 from Electrical Characteristics	8
	Updated Figure 5-15, Small-Signal Overshoot vs Load Capacitance	
	Updated text in Offset Voltage Trim	
	Changed Figure 1, OPA130 Offset Voltage Trim Circuit, to Figure 6-1, Second-Order Low-Pass Filter	
	Updated Input Bias Current description.	

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA131U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR	-55 to 125	(O131U, OPA) 131U	Samples
OPA131UA	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR	-55 to 125	(O131U, OPA) 131U A	Samples
OPA131UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR	-55 to 125	(O131U, OPA) 131U A	Samples
OPA131UJ	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	(O131UJ, OPA) 131UJ	Samples
OPA131UJ/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	(O131UJ, OPA) 131UJ	Samples
OPA2131UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	(2131UA, OPA)	Samples
OPA2131UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	(2131UA, OPA)	Samples
OPA2131UJ	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR		(2131UJ, OPA)	Samples
OPA2131UJ/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR		(2131UJ, OPA)	Samples
OPA4131NA	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4131NA	Samples
OPA4131NJ	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4131NJ	Samples
OPA4131PA	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA4131PA	Samples
OPA4131PAG4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA4131PA	Samples
OPA4131PJ	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA4131PJ	Samples
OPA4131UA	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4131UA	Samples
OPA4131UA/1K	ACTIVE	SOIC	DW	16	1000	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4131UA	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



www.ti.com

PACKAGE OPTION ADDENDUM

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TEXAS

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA131UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA131UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA131UJ/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA131UJ/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2131UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2131UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2131UJ/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2131UJ/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4131UA/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024




All dimensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA131UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA131UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0
OPA131UJ/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA131UJ/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA2131UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0
OPA2131UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA2131UJ/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA2131UJ/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA4131UA/1K	SOIC	DW	16	1000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

TUBE



- B - Alignment groove width

All dimensions are nominal		<u>. </u>						
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
OPA131U	D	SOIC	8	75	506.6	8	3940	4.32
OPA131UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA131UJ	D	SOIC	8	75	506.6	8	3940	4.32
OPA2131UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA2131UJ	D	SOIC	8	75	506.6	8	3940	4.32
OPA4131NA	D	SOIC	14	50	506.6	8	3940	4.32
OPA4131NJ	D	SOIC	14	50	506.6	8	3940	4.32
OPA4131PA	N	PDIP	14	25	506	13.97	11230	4.32
OPA4131PAG4	N	PDIP	14	25	506	13.97	11230	4.32
OPA4131PJ	N	PDIP	14	25	506	13.97	11230	4.32
OPA4131UA	DW	SOIC	16	40	507	12.83	5080	6.6

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW 16

GENERIC PACKAGE VIEW

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DW0016A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



DW0016A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0016A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated