









**OPA2673** SBOS382H - MAY 2008 - REVISED JUNE 2023

# **OPA2673 Dual, High Output Current Operational Amplifier With Active Offline Control**

#### 1 Features

Wideband operation: 340 MHz (G = 4 V/V)

Unity-gain stable: 600 MHz (G = 1 V/V)

High output current: 700 mA

Active offline mode for TDMA

Adjustable power modes:

Full-bias mode: 16.5 mA/channel

75% bias mode: 12.5 mA/channel

 50% bias mode: 8.5 mA/channel Off-Line mode: 2.4 mA/channel

Bipolar-supply range: ±3.5 V to ±6.5 V

Single-supply range: 5.75 V to 13 V

High slew rate: 3500 V/µs

Overtemperature protection circuit

Output current limit (±1 A)

## 2 Applications

- Power-line modems
- Matched I/Q channel amplifiers
- Broadband video line drivers
- ARB line drivers
- High cap load drivers
- Ultrasonic-Piezo drivers

## 3 Description


The OPA2673 provides the high output current and low distortion required for power-line modem driver and test and measurement applications. The OPA2673 operates on power-supplies ranging from 5.75 V to 13 V and consumes a low 16.5 mA/channel quiescent current to deliver a very high 700 mA output current. The OPA2673 supports the most demanding power-line modem requirements with an 460 mA specified minimum output current drive (at 25°C).

Power-control features are included to minimize system power consumption. Two logic-control lines allow for four quiescent power settings, full power, 75% bias power, 50% bias power, and offline mode with active offline control, to provide high impedance to large signals present at the output pin. The two channels of the OPA2673 can be used independently as individual op amps, or can be configured as a differential-input to differential-output, high-current line driver.

#### Package Information(1)(2)

PART NUMBER	PACKAGE	PACKAGE SIZE <sup>(3)</sup>
OPA2673	RGV (VQFN, 16)	4.00 mm × 4.00 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- See the Device Comparison Table
- The package size (length × width) is a nominal value and includes pins, where applicable.



Single-Supply PLC Line Driver

50-Ω Transmission Line Driver



# **Table of Contents**

1 Features		
2 Applications		
3 Description		
4 Revision History		
5 Device Family Comparison Table		
6 Pin Configuration and Functions 7 Specifications		
7.1 Absolute Maximum Ratings		
7.1 Absolute Maximum Natings		
7.3 Recommended Operating Conditions		
7.4 Thermal Information		
7.5 Electrical Characteristics: Full Bias and Offline	10 Device and Documentation Support	
Mode $V_S = \pm 6 \text{ V}$		
7.6 Electrical Characteristics: 75% Bias Mode V <sub>S</sub> =	10.2 Receiving Notification of Documentation Updates	
±6 V		
7.7 Electrical Characteristics: 50% Bias Mode V <sub>S</sub> =	10.4 Trademarks	32
±6 V	10 10.5 Electrostatic Discharge Caution	32
7.8 Typical Characteristics: V <sub>S</sub> = ±6 V, Full Bias		32
7.9 Typical Characteristics: $V_S = \pm 6 \text{ V Differential}$ ,	11 Mechanical, Packaging, and Orderable	
Full Bias		32
7.10 Typical Characteristics: V <sub>S</sub> = ±6 V, 75% Bias	17	
Changes from Revision G (December 2021) to Re	evision H (June 2023) Pag	~~
		_
	ce Gain and Phase for accuracy	_
	ce Gain and Phase for accuracy	11
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> </ul>	ce Gain and Phase for accuracy	11
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating	11
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over</li> </ul>	ce Gain and Phase for accuracy  n G (December 2021) Page ble, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature	11 ge
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Supp	11 ge
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Device</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, and Mechanical,	ge
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical,	11 — ge
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> </ul>	n G (December 2021)  Page 1	111 ge
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> </ul>	ce Gain and Phase for accuracy	ge . 1 . 1
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> </ul>	role Gain and Phase for accuracy	111 
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> </ul>	n G (December 2021)  Pagable, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document	ge . 1 . 4 4 5
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> <li>Changed QFN to VQFN throughout the document</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document	oly . 1 . 4 4 5 5
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Devic Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document	111 ge oly .1.1 .4 .5 5
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to</li> <li>Added new thermal metric table</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document	111 ge 0/y . 1 . 4 4 5 6 7
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to</li> <li>Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> </ul>	n G (December 2021)  Page ble, ESD Ratings table, Recommended Operating review section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table to Pin Configuration and Functions at the control of the con	111 ge .11.4 .4.5 5.6 .7.7
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW across temperaure at G = 8 V/V</li> </ul>	n G (December 2021)  Page ble, ESD Ratings table, Recommended Operating review section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table to Pin Configuration and Functions at the control of the con	ge . 1 . 4 5 6 7 7
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to</li> <li>Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW across temperaure at G = 8 V/V</li> <li>Added new specifications for LSBW at gain of 9 V</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table  In to Pin Configuration and Functions  In the Configuration and Functi	ge . 1 . 4 5 6 . 7 . 7 . 7
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed QFN to VQFN throughout the documen</li> <li>Changed all input pin current limit from ±30 mA to</li> <li>Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW across temperaure at G = 8 V/V</li> <li>Added new specifications for LSBW at gain of 9 V</li> <li>Changed LSBW at G = 4 V/V from 300 MHz to 14</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table  In to Pin Configuration and Functions and the control of the Configuration and Functions and the control of the Configuration and Functions and the control of the Configuration and Functions and the Configuration and Functions and the Configuration and Functions and Fun	oly .1 .4 .56 .7 .7 .7
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> <li>Changed QFN to VQFN throughout the documen</li> <li>Changed all input pin current limit from ±30 mA to</li> <li>Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW across temperaure at G = 8 V/V</li> <li>Added new specifications for LSBW at gain of 9 N</li> <li>Changed LSBW at G = 4 V/V from 300 MHz to 14</li> <li>Changed Slew Rate specification from 3000 V/µs</li> </ul>	n G (December 2021)  Pagible, ESD Ratings table, Recommended Operating rview section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table  In to Pin Configuration and Functions  In the Configuration and Functi	oly .1 .4 .4 .5 .6 .7 .7 .7 .7 .7
<ul> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW across temperaure at G = 8 V/V</li> <li>Added new specifications for LSBW at gain of 9 N</li> <li>Changed LSBW at G = 4 V/V from 300 MHz to 14</li> <li>Changed Slew Rate specification from 3000 V/µs</li> <li>Changed HD2 from -68 dBc to -70 dBc</li> </ul>	n G (December 2021)  Page ble, ESD Ratings table, Recommended Operating review section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table to Pin Configuration and Functions to the toology of the too	111 ge oly 1 1 4 4 5 5 6 7 7 7 7 7 7 7 7
<ul> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW at G = 4 V/V from 300 MHz to 14</li> <li>Changed LSBW at G = 4 V/V from 3000 V/µs</li> <li>Changed HD2 from -68 dBc to -70 dBc</li> <li>Changed HD3 from -72 dBc to -73 dBc</li> </ul>	n G (December 2021)  Page ble, ESD Ratings table, Recommended Operating review section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table to Pin Configuration and Functions to the total management of the pin Configuration and Functions of the total management of the pin Configuration and Functions of t	111 ge oly 1 4 4 5 5 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
<ul> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Over Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to</li> <li>Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW at G = 4 V/V from 300 MHz to 14</li> <li>Changed Slew Rate specification from 3000 V/µs</li> <li>Changed HD2 from -68 dBc to -70 dBc</li> <li>Changed HD3 from -72 dBc to -73 dBc</li> <li>Changed noninverting input current noise from 5.</li> </ul>	n G (December 2021)  Page ble, ESD Ratings table, Recommended Operating review section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table to Pin Configuration and Functions at the control of the co	111 ge 0/y . 1 . 4 . 5 . 6 . 7 . 7 . 7 . 7 . 7 . 7 . 7 . 7
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed the title of the Pin Configuration section</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to</li> <li>Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW across temperaure at G = 8 V/V</li> <li>Added new specifications for LSBW at gain of 9 N</li> <li>Changed LSBW at G = 4 V/V from 300 MHz to 14</li> <li>Changed Slew Rate specification from 3000 V/µs</li> <li>Changed HD2 from -68 dBc to -70 dBc</li> <li>Changed HD3 from -72 dBc to -73 dBc</li> <li>Changed inverting input current noise from 5.</li> <li>Changed inverting input current noise from 5.</li> <li>Changed inverting input current noise from 5.</li> </ul>	n G (December 2021)  Page ble, ESD Ratings table, Recommended Operating review section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table to Pin Configuration and Functions at the page of the pa	111 ge 111 111 111 111 111 111 111 111 1
<ul> <li>Changed Figure 7-15, Open-Loop Transimpedan</li> <li>Changes from Revision F (April 2010) to Revision</li> <li>Added Device Information table, Pin Functions ta Conditions table, Thermal Information table, Oven Description section, Device Functional Modes se Recommendations section, Layout section, Device Packaging, and Orderable Information section</li> <li>Updated the numbering format for tables, figures</li> <li>Changed the title of the Related Products section</li> <li>Deleted Package/Ordering Information table</li> <li>Changed QFN to VQFN throughout the document</li> <li>Changed all input pin current limit from ±30 mA to</li> <li>Added new thermal metric table</li> <li>Changed SSBW across temperaure at G = 4 V/V</li> <li>Changed SSBW across temperaure at G = 8 V/V</li> <li>Added new specifications for LSBW at gain of 9 N</li> <li>Changed LSBW at G = 4 V/V from 300 MHz to 14</li> <li>Changed Slew Rate specification from 3000 V/µs</li> <li>Changed HD2 from -68 dBc to -70 dBc</li> <li>Changed HD3 from -72 dBc to -73 dBc</li> <li>Changed inverting input current noise from 5.</li> <li>Changed crosstalk from -92 dBc to -85 dBc</li> <li>Changed crosstalk from -92 dBc to -85 dBc</li> </ul>	n G (December 2021)  Page ble, ESD Ratings table, Recommended Operating review section, Functional Block Diagram section, Feature ction, Application and Implementation section, Power Suppose and Documentation Support section, and Mechanical, and cross-references throughout the document to Device Family Comparison Table to Pin Configuration and Functions at the control of the co	111 ge 111 111 111 111 111 111 111 111 1



#### www.ti.com

<ul> <li>Revised Absolute Maximum Ratings table; deleted lead temperature temperature range from -40°C to -65°C</li> </ul>	
Changes from Revision D (January 2010) to Revision E (April 2010	) Page
Added minimum operating voltage (single supply) parameter	6
Changes from Revision E (April 2010) to Revision F (May 2010)	Page
Changed maximum quiescent current at full bias from 19 mA to 21 r	nA10
<ul> <li>Quiescent current at 75% and 50% bias condition at room temperate 2mA</li> </ul>	
<ul> <li>Changed HD3 spec at 50% bias from -60 dBc to -70 dBc</li> </ul>	10
Added AC performance data at 50% Bias	
<ul> <li>Changed maximum quiescent current at 75% bias from 29 mA to 31</li> </ul>	
Changed HD3 spec at 75% bias from -66 dBc to -72 dBc	Q
<ul><li>Added +PSRR specification</li><li>Added AC performance data at 75% Bias</li></ul>	
<ul> <li>Changed maximum quiescent current across temperature at full bias</li> </ul>	
<ul> <li>Changed maximum quiescent current at full bias from 38 mA to 42 r</li> </ul>	
• Changed typical closed-loop output impedance from 10 m $\Omega$ to 0.4 m	
• Changed typical short circuit current limit from ±800 mA to ±1000 mA	A7



# **5 Device Family Comparison Table**

SINGLES	DUALS	TRIPLES	NOTES
OPA691	OPA2691	OPA3691	Single +12 V capable
_	THS6042	_	±15 V capable
_	OPA2677	— Single +12 V capable	
_	OPA2675	_	Single +12 V capable, output current limit



# **6 Pin Configuration and Functions**




Figure 6-1. RGV Package, 16-Pin VQFN (Top View)




Figure 6-2. RGV Package, 16-Pin VQFN (Bottom View)

**Table 6-1. Pin Functions** 

P	PIN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
A0	8	Input	Bias mode control
A1	9	Input	Bias mode control
GND	4	Power	Ground
-IN A 2 Input Amplifier A inverting input			
+IN A 3 Input Amplifier A noninverting input		Amplifier A noninverting input	
–IN B	11	11 Input Amplifier B inverting input	
+IN B	10	Input	Amplifier B noninverting input
NC	1, 5, 6, 12, 15	_	Do not connect. There is no internal connection. Typically GND is the recommended connection to a heat-spreading plane.
OUT A	16	Output	Amplifier A output
OUT B	13	Output	Amplifier B output
-V <sub>S</sub>	7	Power	Negative power-supply connection
+V <sub>S</sub>	14	Power	Positive power-supply connection
Thermal Pad		_	Electrically connected to die substrate and V <sub>S</sub> Connect to V <sub>S-</sub> on the PCB for best performance.



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	Supply voltage, $V_S = (V_{S+}) - (V_{S-})^{(2)}$		13	
	Bias control pin voltage, referenced to GND	0	V <sub>S-</sub> + 5	
	All pins except V <sub>S+</sub> , V <sub>S-</sub> and bias control pins	V <sub>S-</sub>	V <sub>S+</sub>	
Voltage	GND pin	V <sub>S-</sub>	V <sub>S+</sub>	V
	Output pin: Offline mode		±4.5	
	Inverting input pin: Offline mode		±1.1	
	Differential input voltage (each amplifier)		±2	
Current	All input pins, current limit		±10	mA
	Continuous power dissipation	See Thermal II	nformation	
	Continuous operating junction temperature <sup>(3)</sup>		139	
Temperature	Maximum junction, T <sub>J</sub> (under any condition) <sup>(5)</sup>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

# 7.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub> Electrostatic discharge		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Supply voltage, dual supply	±3.5		±6.5	
Vs	Supply voltage, single supply	5.75		13	V
GND	GND pin voltage	V <sub>S-</sub>		V <sub>S+</sub> – 2.5	
T <sub>A</sub>	Ambient operating air temperature	-40	25	85	°C
	Thermal shutdown <sup>(1)</sup>		180		C

<sup>(1)</sup> The OPA2673 has thermal protection that shuts down the device at approximately 180°C junction temperature and with recovery at approximately 160°C.

Submit Document Feedback

<sup>(2)</sup> Refer to Breakdown Test.

<sup>(3)</sup> The absolute maximum junction temperature for continuous operation is limited by the package constraints. Operation above this temperature can result in reduced reliability and/or lifetime of the device. The device has thermal protection that shuts down the device at approximately 180°C junction temperature and recovery at approximately 160°C.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

		OPA2673A	
	THERMAL METRIC <sup>(1)</sup>	RGV (VQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	43	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	43	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	18	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.1	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	18	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Electrical Characteristics: Full Bias and Offline Mode $V_S$ = ±6 V

At  $T_A = +25^{\circ}C$ , A0 = A1 = 0 (full power), G = +4V/V,  $R_F = 402 \Omega$ , and  $R_L = 100 \Omega$ ,  $C_L = 1$  pF, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	RFORMANCE <sup>(1)</sup>					
		G = 1 V/V, $R_F$ = 511 $\Omega$ , $V_O$ = 0.5 $V_{PP}$		600		
		$G = 2 \text{ V/V}, R_F = 475 \Omega, V_O = 0.5 V_{PP}$		450		MHz
SSBW	Consult sizes at hear desirable	$G = 4 \text{ V/V}, R_F = 402 \Omega, V_O = 0.5 V_{PP}$	270	340		
22BW	Small-signal bandwidth	G = 4 V/V, T <sub>A</sub> = -40°C to 85°C		300		
		G = 8 V/V, $R_F$ = 250 $\Omega$ , $V_O$ = 0.5 $V_{PP}$	270	340		
		G = 8 V/V, T <sub>A</sub> = -40°C to 85°C		300		
	Peaking at G = 1V/V	G = 1V/V, R <sub>F</sub> = 511 Ω		1.5		dB
	Peaking at G = 4V/V	G = 4V/V, R <sub>F</sub> = 402 Ω		0.1		dB
	Large-signal bandwidth	$G = 9 \text{ V/V}, R_F = 250 \Omega, V_O = 9 V_{PP}$		230		
LSBW	Large-signal bandwidth	$G = 8 \text{ V/V}, R_F = 250 \Omega, V_O = 5 V_{PP}$		330		MHz
	Large-signal bandwidth	G = 4 V/V, V <sub>O</sub> = 5 V <sub>PP</sub>		144		
	±0.1-dB bandwidth flatness			70		
SR	Slew rate (20% to 80%)	V <sub>O</sub> = 5-V step		3500		V/µs
SK		T <sub>A</sub> = -40°C to 85°C	2300			
	Rise and fall time (10% to 90%)	V <sub>O</sub> = 2-V Step		1.2		ns
LID	2nd-order harmonic distortion	V = 2 V = 20 MH= D = 50 O		-70		
HD	3rd-order harmonic distortion	$V_0 = 2 V_{PP}, 20 \text{ MHz}, R_L = 50 \Omega$		-73		dDa
HD	2nd-order harmonic distortion	$V_{O} = 2 V_{PP}, 20 \text{ MHz}, R_{L} = 50 \Omega, T_{A} =$	-63			dBc
טח	3rd-order harmonic distortion	–40°C to 85°C	-61			
e <sub>n</sub>	Input voltage noise			2.4	2.62	nV/√Hz
i <sub>n+</sub>	Noninverting input current noise	f ≥ 1 MHz, input-referred		3	4.6	pA/√Hz
i <sub>n-</sub>	Inverting input current noise			25	30	pA/\nz
e <sub>n</sub>	Input voltage noise				4.2	nV/√Hz
i <sub>n+</sub>	Noninverting input current noise	f ≥ 1 MHz, input-referred, T <sub>A</sub> = –40°C to 85°C			8.3	pA/√Hz
i <sub>n-</sub>	Inverting input current noise				35	PANTZ
	Channel-to-channel crosstalk	f ≥ 1 MHz, input-referred		-85		dBc



# 7.5 Electrical Characteristics: Full Bias and Offline Mode $V_S = \pm 6 V$ (continued)

At  $T_A$  = +25°C, A0 = A1 = 0 (full power), G = +4V/V,  $R_F$  = 402  $\Omega$ , and  $R_L$  = 100  $\Omega$ ,  $C_L$  = 1 pF, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC PER	RFORMANCE					
_			60	90		
$Z_{OL}$	Open-loop transimpedance gain	T <sub>A</sub> = -40°C to 85°C	55			kΩ
				±2	±7	
	Input offset voltage (each amplifier)	$T_A = -40$ °C to 85°C			±9	mV
		Amplifier A to B		±0.5	±2.2	
	Input offset voltage mismatching	T <sub>A</sub> = -40°C to 85°C			±2.5	
	Input offset voltage drift	$T_A = -40$ °C to 85°C			±30	μV/°C
	-			±5	±25	
	Noninverting input bias current	T <sub>A</sub> = -40°C to 85°C			±28	
				±6	±48	μA
	Inverting input bias current	T <sub>A</sub> = -40°C to 85°C			±55	
	Noninverting input bias current			±0.5	±5	
	matching	T <sub>A</sub> = -40°C to 85°C			±7	μΑ
				±6	±25	
	Inverting input bias current matching	T <sub>A</sub> = -40°C to 85°C			±30	
	Noninverting input bias current drift				±47	
	Inverting input bias current drift	$T_A = -40$ °C to 85°C			±110	nA/°C
INPUT (	CHARACTERISTICS					
			±3.5	±3.6		
CMIR	Common-mode input range	T <sub>A</sub> = -40°C to 85°C	±3.2			V
			50	56		- dB
CMRR	Common-mode rejection ratio	T <sub>A</sub> = -40°C to 85°C	47			
	Noninverting input resistance			3    1.5		MΩ    pF
	Inverting input resistance		10	24	40	Ω
	Shutdown Isolation,Offline Mode	Input to Output Isolation at 1 MHz		85		dB
OUTPU	T CHARACTERISTICS					
		No Load	±4.8	±4.9		
Vo	Output voltage swing <sup>(2)</sup>	No Load, T <sub>A</sub> = –40°C to 85°C	±4.7			V
		R <sub>L</sub> = 100 Ω	±4.75	±4.9		
		$R_L = 100 \Omega$ , $T_A = -40^{\circ}$ C to 85°C	±4.65	-		
Vo	Output voltage swing <sup>(2)</sup>	$R_L = 25 \Omega$	±4.5	±4.7		V
		$R_L = 25 \Omega$ , $T_A = -40^{\circ}$ C to 85°C	±4.4			
	Output current (sourcing and sinking)	$R_L = 4 \Omega$	±460	±700		
Io	(2)	$R_L = 4 \Omega$ , $T_A = -40^{\circ}$ C to 85°C	±425			mA
	Short-circuit output current	Sourcing and Sinking	1720	±1000		mA
Z <sub>OUT</sub>	Closed-Loop output impedance	f = 100 kHz		0.4		mΩ
<del>-</del> 001	5.5564 Eoop Salpat Impodulios	f = 100 kHz, Offline Mode		U. <del>.</del>		kΩ    pF

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 7.5 Electrical Characteristics: Full Bias and Offline Mode $V_S = \pm 6 V$ (continued)

At  $T_A$  = +25°C, A0 = A1 = 0 (full power), G = + 4V/V,  $R_F$  = 402  $\Omega$ , and  $R_L$  = 100  $\Omega$ ,  $C_L$  = 1 pF, unless otherwise noted.

/ - // - // -	, . ,		· p., a		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					
	Full bias (A0 = 0, A1 = 0)		33	42	
	Full bias, T <sub>A</sub> = –40°C to 85°C			46	mA
Quiescent current, Total both channels	Offline Mode (A0 = 1, A1 = 1)		5.5	7.2	IIIA
	Offline Mode, T <sub>A</sub> = -40°C to 85°C			9	
Positive power-supply rejection ratio	T = 40°C t= 05°C	57	60		dB
Negative power-supply rejection ratio	1 <sub>A</sub> = -40 C to 85 C	47	55		
NTROL					
Pigg central pin logic threshold	Logic 1, with respect to GND	2			V
Bias control pin logic theshold	Logic 0, with respect to GND			0.8	V
Diag control pin current	A0, A1 = $0.5 \text{ V}^{(3)}$ , $T_A = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			30	
bias control pin current	A0, A1 = 3.3 V, T <sub>A</sub> = -40°C to 85°C			150	μA
	Quiescent current, Total both channels  Positive power-supply rejection ratio  Negative power-supply rejection ratio	Quiescent current, Total both channels  Quiescent current, Total both channels  Full bias (A0 = 0, A1 = 0)  Full bias, $T_A = -40^{\circ}\text{C}$ to 85°C  Offline Mode (A0 = 1, A1 = 1)  Offline Mode, $T_A = -40^{\circ}\text{C}$ to 85°C  Positive power-supply rejection ratio  Negative power-supply rejection ratio  NTROL  Bias control pin logic threshold  Logic 1, with respect to GND  Logic 0, with respect to GND  A0, A1 = 0.5 V <sup>(3)</sup> , $T_A = -40^{\circ}\text{C}$ to 85°C	SUPPLY         Full bias (A0 = 0, A1 = 0)         Full bias (A0 = 0, A1 = 0)         Full bias (A0 = 0, A1 = 0)         Full bias, $T_A = -40^{\circ}C$ to $85^{\circ}C$ Offline Mode (A0 = 1, A1 = 1)         Offline Mode, $T_A = -40^{\circ}C$ to $85^{\circ}C$ Negative power-supply rejection ratio         NTROL         Bias control pin logic threshold         Logic 1, with respect to GND         Logic 0, with respect to GND         Logic 0, with respect to GND         A0, A1 = $0.5 \text{ V}^{(3)}$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$	SUPPLY         Quiescent current, Total both channels         Full bias (A0 = 0, A1 = 0)       33         Full bias, $T_A = -40^{\circ}C$ to $85^{\circ}C$ Offline Mode (A0 = 1, A1 = 1)       5.5         Offline Mode, $T_A = -40^{\circ}C$ to $85^{\circ}C$ Positive power-supply rejection ratio       T_A = $-40^{\circ}C$ to $85^{\circ}C$ 57       60         NTROL         Bias control pin logic threshold       Logic 1, with respect to GND       2         Logic 0, with respect to GND       2         Logic 0, with respect to GND         A0, A1 = $0.5 V(3)$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$	SUPPLYFull bias (A0 = 0, A1 = 0)3342Full bias, $T_A = -40^{\circ}C$ to $85^{\circ}C$ 46Offline Mode (A0 = 1, A1 = 1)5.57.2Offline Mode, $T_A = -40^{\circ}C$ to $85^{\circ}C$ 9Positive power-supply rejection ratio $T_A = -40^{\circ}C$ to $85^{\circ}C$ 5760Negative power-supply rejection ratio $T_A = -40^{\circ}C$ to $85^{\circ}C$ 4755NTROLLogic 1, with respect to GND2Logic 0, with respect to GND0.8Bias control pin logic threshold $A0$ , $A1 = 0.5 V(3)$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ 30

- (1) Min/Max limits for AC performance set by design
- (2) See Output Headroom vs Output Current for output voltage vs output current characteristics.
- (3) Current flows into the pins.

# 7.6 Electrical Characteristics: 75% Bias Mode $V_S = \pm 6 V$

At  $T_{\Delta}$  = +25°C, A0 = 1, A1 = 0 (75% Bias ), G = +4V/V,  $R_{E}$  = 402  $\Omega$ , and  $R_{I}$  = 100  $\Omega$ ,  $C_{I}$  = 1 pF, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	RFORMANCE		,			
SSBW	Small-signal bandwidth	$G = 4 \text{ V/V}, R_F = 402 \Omega, V_O = 0.5 V_{PP}$		310		NAL I-
LSBW	Large-signal bandwidth	$V_O = 4 V_{PP}$		160		MHz
SR	Slew rate (20% to 80%)	V <sub>O</sub> = 5-V step		3000		V/µs
HD2	2nd-order harmonic distortion	V = 2.V 20 MH= D = 50.0		-69		dD.c
HD3	3rd-order harmonic distortion	$V_{O} = 2 V_{PP}, 20 \text{ MHz }, R_{L} = 50 \Omega$	-72			dBc
e <sub>n</sub>	input voltage noise	f ≥ 1 MHz, input-referred		2.6		nV/√Hz
	loon to ffe at only one (and a small feet)			±2	±7	mV
	Input offset voltage (each amplifier)	T <sub>A</sub> = -40°C to 85°C			±9	IIIV
	Outrot coment (consists and circlina)	$R_L = 4 \Omega$	±350	±500		
I <sub>O</sub>	Output current (sourcing and sinking)	$R_L = 4 \Omega$ , $T_A = -40^{\circ}$ C to 85°C	±300			mA
	Short-circuit output current	Sourcing and Sinking		±1000		
POWER	SUPPLY					
	Quigagent gurrent. Total both shennels			25	31	mA
IQ	Quiescent current, Total both channels	T <sub>A</sub> = -40°C to 85°C	o 85°C			



# 7.7 Electrical Characteristics: 50% Bias Mode $V_S = \pm 6 V$


At  $T_A$  = +25°C, A0 = 0 , A1 = 1 (50% Bias ), G = + 4V/V,  $R_F$  = 402  $\Omega$ , and  $R_L$  = 100  $\Omega$ ,  $C_L$  = 1 pF, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	RFORMANCE				'	
SSBW	Small-signal bandwidth	$G = 4 \text{ V/V}, R_F = 402 \Omega, V_O = 0.5 V_{PP}$		260		NAL 1-
LSBW	Large-signal bandwidth	V <sub>O</sub> = 4 V <sub>PP</sub>		140		MHz
SR	Slew rate (20% to 80%)	V <sub>O</sub> = 5-V step		2700		V/µs
HD2	2nd-order harmonic distortion	$V_{\rm O} = 2 V_{\rm PP}, 20  \rm MHz,  R_{\rm L} = 50  \Omega$	-66			dBc
HD3	3rd-order harmonic distortion	$V_0 = 2 V_{PP}, 20 \text{ MHz}, R_L = 50 \Omega$		-70		ubc
e <sub>n</sub>	input voltage noise	f ≥ 1 MHz, input-referred		3.2		nV/√Hz
	land off a hard hard (and hard lift and			±2	±7	m\/
	Input offset voltage (each amplifier)	T <sub>A</sub> = -40°C to 85°C			±9	mV
	Output surrent (sourcing and sinking)	R <sub>L</sub> = 4 Ω	±120	±180		
I <sub>O</sub>	Output current (sourcing and sinking)	R <sub>L</sub> = 4 Ω, T <sub>A</sub> = -40°C to 85°C	±110			mA
	Short-circuit output current	Sourcing and Sinking		±1000		
POWER	SUPPLY				'	
				17	21	Л
IQ	Quiescent current, Total both channels	T <sub>A</sub> = -40°C to 85°C			23	mA

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

# 7.8 Typical Characteristics: $V_S = \pm 6 V$ , Full Bias






# 7.8 Typical Characteristics: $V_S = \pm 6 \text{ V}$ , Full Bias (continued)




# 7.8 Typical Characteristics: $V_S = \pm 6 V$ , Full Bias (continued)






# 7.8 Typical Characteristics: $V_S = \pm 6 \text{ V}$ , Full Bias (continued)

At T<sub>A</sub> = +25°C, G = +4 V/V, R<sub>F</sub> = 402  $\Omega$ , and R<sub>L</sub> = 100  $\Omega$ , unless otherwise specified.



# 7.9 Typical Characteristics: $V_S = \pm 6 \text{ V Differential}$ , Full Bias


At  $T_A$  = +25°C,  $R_F$  = 511  $\Omega$ ,  $R_L$  = 100  $\Omega$  Differential,  $G_{DIFF}$  = +4 V/V, and  $G_{CM}$  = +1 V/V, unless otherwise specified.






# 7.9 Typical Characteristics: $V_S = \pm 6 \text{ V Differential}$ , Full Bias (continued)

At  $T_A$  = +25°C,  $R_F$  = 511  $\Omega$ ,  $R_L$  = 100  $\Omega$  Differential,  $G_{DIFF}$  = +4 V/V, and  $G_{CM}$  = +1 V/V, unless otherwise specified.




# 7.10 Typical Characteristics: $V_S = \pm 6 V$ , 75% Bias





# 7.11 Typical Characteristics: $V_S = \pm 6 V$ , 50% Bias






# 8 Detailed Description

#### 8.1 Overview

The OPA2673 is a high-speed, high-current output, current-feedback amplifier (CFA) designed to operate over the wide supply range of ±3.5 V to ±6.5 V for applications requiring large-drive currents along with wide bandwidth. The OPA2673 features an offline mode that enables the amplifier to operate in a high-output-impedance condition, with no loading to the network when connected in a bus topology. Figure 3-1 shows how the two channels of the OPA2673 can be used as two independent amplifiers or can be connected in a differential-input to differential-output configuration.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

The OPA2673 gives exceptional ac performance with a highly linear, high-power output stage. Requiring 16-mA/ch quiescent current, the OPA2673 swings to within 1.1 V of either supply rail and delivers in excess of 460 mA at room temperature. This low-output headroom requirement, along with supply voltage independent biasing, gives remarkable dual ( $\pm 6$  V) supply operation. The OPA2673 delivers greater than 450 MHz of bandwidth driving a 2-V<sub>PP</sub> output into 100  $\Omega$  on a single 12-V supply.

The primary advantage of a current-feedback op amp over a voltage-feedback op amp is that ac performance (bandwidth and distortion) is relatively independent of signal gain. Figure 8-1 shows the dc-coupled, gain of +4 V/V, dual power-supply circuit configuration used as the test circuit for the  $\pm 6$ -V *Electrical Characteristics* and *Typical Characteristics*. Voltage swings reported in the *Electrical Characteristics* are taken directly at the input and output pins. For measuring the ac performance, the output of the OPA2673 is terminated with a matched  $50-\Omega$  load. Thus, the total effective load seen by the OPA2673 is  $100 \Omega$  |  $402 \Omega$  =  $80 \Omega$ .





Figure 8-1. DC-Coupled, G = +4 V/V, Bipolar Supply

## 8.3.1 Operating Suggestions

### 8.3.1.1 Setting Resistor Values to Optimize Bandwidth

A current-feedback op amp such as the OPA2673 can hold an almost constant bandwidth over signal gain settings with the proper adjustment of the external resistor values, which are shown in the *Typical Characteristics*; the small-signal bandwidth decreases only slightly with increasing gain. These characteristic curves also show that the feedback resistor is changed for each gain setting. The absolute values of  $R_F$  on the inverting side of the circuit for a current-feedback op-amp can be treated as a frequency response compensation element, whereas the ratios of  $R_F$  and  $R_G$  set the signal gain.

Figure 8-2 shows the small-signal frequency response analysis circuit for the OPA2673.






Figure 8-2. Current-Feedback Transfer Function
Analysis Circuit

Figure 8-3. Feedback Resistor Versus Noise Gain

The key elements of this current-feedback op amp model are:

- $\alpha$  = buffer gain from the noninverting input to the inverting input
- R<sub>I</sub> = buffer output impedance
- I<sub>ERR</sub> = feedback error current signal
- Z(s) = frequency-dependent open-loop transimpedance gain from I<sub>ERR</sub> to V<sub>O</sub>

$$NG = Noise Gain = 1 + \frac{R_F}{R_G}$$
 (1)

A current-feedback op amp senses an error current in the inverting node (as opposed to a differential input error voltage for a voltage-feedback op amp) and passes this on to the output through an internal frequency-dependent transimpedance gain. The *Typical Characteristics* show this open-loop transimpedance response, which is analogous to the open-loop voltage gain curve for a voltage-feedback op amp. Refer to the training videos shown in *TI Precision Labs* for further understanding on the CFA operating theory.


The values for  $R_F$  versus gain shown in Figure 8-3 are approximately equal to the values used to generate the *Typical Characteristics* and give a good starting point for designs where bandwidth optimization is desired.

#### 8.3.1.2 Output Current and Voltage

The OPA2673 provides output voltage and current capabilities that are unsurpassed in a low-cost dual monolithic op amp. Under no-load conditions at +25°C, the output voltage typically swings closer than 1.1 V to either supply rail; the tested (+25°C) swing limit is within 1.2 V of either rail. The OPA2673 is capable of delivering around 700 mA of source and sink current at room temperature. Figure 8-4 and Figure 8-5 shows the relation between current output of the OPA2673 at different temperatures and maximum voltage swing at that current output under loaded conditions.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



For the specifications described previously, consider voltage and current limits separately. In many applications, the voltage times the current (or V-I product) is more relevant to circuit operation. Figure 8-5 shows the zero-voltage output current limit and the zero-current output voltage limit on the X- and Y-axes, respectively. The four quadrants give a more detailed view of the OPA2673 output drive capabilities, noting that the graph is bounded by a safe operating area of 2-W maximum internal power dissipation (in this case, for one channel only). Superimposing resistor load lines onto the plot shows that the OPA2673 can drive  $\pm 4$  V into 10  $\Omega$  or  $\pm 4.5$  V into 25  $\Omega$  without exceeding the output capabilities or the 2-W dissipation limit. A 100- $\Omega$  load line (the standard test circuit load) shows the full  $\pm 4.8$ -V output swing capability, as stated in the *Electrical Characteristics*.

#### 8.3.1.3 Driving Capacitive Loads

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. The capacitive load is often the input of an analog-to-digital converter (ADC), including additional external capacitance that can be recommended to improve the ADC linearity. A high-speed, high-open-loop gain amplifier, such as the OPA2673, can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin.

When the primary considerations are frequency-response flatness, pulse-response fidelity, and distortion, the simplest and most effective solution is to isolate the capacitive load ( $C_L$ ) from the feedback loop by inserting a series isolation resistor ( $R_{\rm ISO}$ ) between the amplifier output and the capacitive load. Figure 8-6 shows this configuration. This approach does not eliminate the pole from the loop response, but rather shifts the pole and adds a zero at a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability. Figure 8-7 shows the *Recommended R<sub>ISO</sub>* vs  $C_L$ , and Figure 8-8 shows the resulting frequency response with the optimized  $R_{\rm ISO}$  value.





Figure 8-6. Driving a Large Capacitive Load Using an Output Series Isolation Resistor





#### 8.3.1.4 Line Driver Headroom Model

The first step in a driver design is to compute the peak-to-peak output voltage from the target specifications. This calculation is done using the following equations:

$$P_{L} = 10 \times \log \frac{V_{RMS}^{2}}{(1mW) \times R_{L}}$$
 (2)

With P<sub>L</sub> power and V<sub>RMS</sub> voltage at the load, and R<sub>L</sub> load impedance, this calculation gives:

$$V_{RMS} = \sqrt{(1mW) \times R_L \times 10^{\frac{P_L}{10}}}$$
(3)

$$V_P = CrestFactor \times V_{RMS} = CF \times V_{RMS}$$
 (4)

With V<sub>P</sub> peak voltage at the load and the crest factor, CF:

$$V_{LPP} = 2 \times CF \times V_{RMS}$$
 (5)

With V<sub>I PP</sub>: peak-to-peak voltage at the load.

Consolidating Equation 2 through Equation 5 allows the required peak-to-peak voltage at the load function of the crest factor, the load impedance, and the power in the load to be expressed. Thus:

$$V_{LPP} = 2 \times CF \times \sqrt{(1mW) \times R_L \times 10^{\frac{P_L}{10}}}$$
(6)

This V<sub>LPP</sub> is usually computed for a nominal line impedance and can be taken as a fixed design target.

The next step for the driver is to compute the individual amplifier output voltage and currents as a function of  $V_{PP}$  on the line and transformer turns ratio. As the turns ratio changes, the minimum allowed supply voltage also changes. The peak current in the amplifier is given by:

$$\pm I_{P} = \frac{1}{2} \times \frac{2 \times V_{LPP}}{n} \times \frac{1}{4R_{M}} \tag{7}$$

With V<sub>LPP</sub> defined in Equation 6 and R<sub>M</sub> defined in Equation 8.

$$R_{M} = \frac{Z_{LINE}}{2n^{2}}$$
 (8)

The peak current is computed in Figure 8-9 by noting that the total load is  $4R_M$  and that the peak current is half of the peak-to-peak calculated using  $V_{LPP}$ .




Figure 8-9. Driver Peak Output Model

With the required output voltage and current versus turns ratio set, an output stage headroom model allows the required supply voltage versus turns ratio to be developed.

The headroom model (see Figure 8-10) can be described with the following set of equations:

First, as available output voltage for each amplifier:

$$V_{OPP} = V_{CC} - (V_1 + V_2) - I_P \times (R_1 + R_2)$$
(9)

Or, second, as required single-supply voltage:

$$V_{CC} = V_{OPP} + (V_1 + V_2) + I_P \times (R_1 + R_2)$$
(10)

The minimum supply voltage for a set of power and load requirements is given by Equation 10, where  $V_1$ ,  $V_2$ ,  $R_1$ , and  $R_2$  are internal to the OPA2673.

Table 8-1 gives V<sub>1</sub>, V<sub>2</sub>, R<sub>1</sub>, and R<sub>2</sub> for +12-V operation of the OPA2673.




Figure 8-10. Line Driver Headroom Model

Table 8-1. Line Driver Headroom Model Values

V <sub>1</sub>	R <sub>1</sub>	V <sub>2</sub>	R <sub>2</sub>
0.9 V	2 Ω	0.9 V	2 Ω

#### 8.3.1.5 Noise Performance

Wideband current-feedback op amps generally have a higher output noise than comparable voltage-feedback op amps. The OPA2673 offers an excellent balance between voltage and current noise terms to achieve low output noise. The low input voltage noise is achieved at the price of higher noninverting input current noise (3 pA/ $\sqrt$  Hz). As long as the ac source impedance from the noninverting node is less than 100  $\Omega$ , this current noise does not contribute significantly to the total output noise. The op amp input voltage noise and the two input current noise terms combine to give low output noise under a wide variety of operating conditions. Figure 8-11 shows the op amp noise analysis model with all noise terms included. In this model, voltage noise and current noise have the units nV/ $\sqrt$  Hz or pA/ $\sqrt$  Hz.




Figure 8-11. Op Amp Noise Analysis Model

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 11 shows the general form for the output noise voltage using the terms given in Figure 8-11.

$$E_{O} = \sqrt{\left[E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S}\right]x NG + (I_{BI}R_{F})^{2} + 4kTR_{F}NG}$$
(11)

Dividing this expression by the noise gain [NG =  $(1 + R_F / R_G)$ ] gives the equivalent input-referred spot noise voltage at the noninverting input, as shown in Equation 12.

$$E_{I} = \sqrt{E_{NI}^{2} + (I_{BN} \times R_{S})^{2} + 4kTR_{S} + \frac{(I_{BI} \times R_{F})^{2}}{NG^{2}} + \frac{4kTR_{F}}{NG}}$$
(12)

Evaluating these two equations for the OPA2673 circuit and component values of Figure 8-1 gives a total output spot noise voltage of 15.6 nV/ $\sqrt{}$  Hz and a total equivalent input spot noise voltage of 3.9 nV/ $\sqrt{}$  Hz. This total input-referred spot noise voltage is higher than the 2.4 nV/ $\sqrt{}$  Hz specification for the op amp voltage noise alone. This result is due to the noise added to the output by the inverting current noise times the feedback resistor 402  $\Omega$  in this case. If the feedback resistor is reduced in high-gain configurations (as suggested previously), the total input-referred voltage noise given by Equation 12 approaches only the 2.4 nV/ $\sqrt{}$  Hz of the op amp. For example, going to a gain of +8 V/V using  $R_F = 250 \Omega$  gives a total input-referred noise of 2.9 nV/ $\sqrt{}$  Hz.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### 8.4 Device Functional Modes

OPA2673 has four different functional modes set by the A0 and A1 pins. Table 8-2 shows the truth table for the device mode pin configuration and the associated description of each mode.

	Table 0-2. At and AT Logic Table											
A0	A1	FUNCTION	DESCRIPTION									
0	0	Full-bias mode (100%)	Both amplifiers are on with the lowest distortion possible									
1	0	Mid-bias mode (75%)	Both amplifiers are on with power savings and a reduction in distortion performance									
0	1	Low-bias mode (50%)	Both amplifiers are on with enhanced power savings and a reduction of overall performance									
1	1	Offline mode	Both amplifiers are off and the output is high impedance									

Table 8-2. A0 and A1 Logic Table

OPA2673 can be switched between the full-bias and offline mode using just one control bit by tying the A0 and A1 together. If switching between the mid-bias or low-bias modes and the offline mode is required for the application, then either the A0 or A1 pin can be connected to ground and the control pin can be connected to the non-grounded BIAS pin.

The OUT pin of OPA2673 enters high output impedance in offline mode. However, because of the presence of feedback resistor  $R_F$  (shown in Figure 8-12), the impedance detected by the load going into the OPA2673 is high impedance  $\parallel R_F$ , making the net impedance as detected from the load equal to  $R_F$ . The maximum voltage allowed to be incident on the OUT pin and the Inverting Input pin during offline mode is mentioned in the *Absolute Maximum Ratings*. Figure 8-12 shows the voltage appearing on the Inverting Input pin is a resistor divided value of the voltage on the OUT pin. Make sure that both the absolute maximum limits mentioned for the OUT and Inverting pins are satisfied.




Figure 8-12. OPA2673 Offline Mode



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The OPA2673 is a high-speed, high-current output, current-feedback amplifier (CFA) that operates over a wide supply range of ±3.5 V to ±6.5 V. This device is designed for applications that require large-drive currents along with a wide bandwidth. The two channels of the OPA2673 can be used as two independent amplifiers or can be connected in a differential-input to differential-output configuration.

### 9.2 Typical Applications

#### 9.2.1 High-Speed Active Filter




Figure 9-1. Buffered Single-Supply Active Filter

### 9.2.1.1 Design Requirements

Wideband current-feedback op amps make ideal elements for implementing high-speed active filters where the amplifier is used as a fixed gain block inside a passive RC circuit network. The relatively constant bandwidth versus gain provides low interaction between the actual filter poles and the required gain for the amplifier. shows an example single-supply buffered filter application. In this case, one of the OPA2673 channels is used to set up the dc operating point and provide impedance isolation from the signal source into the second-stage filter. That stage is set up to implement a 20 MHz, maximally flat Butterworth frequency response and provide an ac gain of +4 V/V.

Submit Document Feedback

## 9.2.1.2 Detailed Design Procedure

The 51  $\Omega$  input matching resistor is optional in this case. The input signal is ac-coupled to the 5-V dc reference voltage developed through the resistor divider from the 10-V power supply. This first stage acts as a gain of +1-V/V voltage buffer for the signal where the 600- $\Omega$  feedback resistor is required for stability. This first stage easily drives the low input resistors required at the input of this high-frequency filter. The second stage is set for a dc gain of +1 V/V, carrying the 5-V operating point through to the output pin, and an ac gain of +4 V/V. The feedback resistor has been adjusted to optimize bandwidth for the amplifier itself. Figure 9-1 and Figure 9-2 show that the OPA2673 in this configuration gives greater than 400-MHz small-signal bandwidth. Choose capacitor values as low as possible but adequate to override the parasitic input capacitance of the amplifier. The resistor values were slightly adjusted to give the desired filter frequency response while accounting for the approximate 1-ns propagation delay through each channel of the OPA2673.

#### 9.2.1.3 Application Curve




Figure 9-2. Buffered Single-Supply Active Filter: Gain vs Frequency



#### 9.2.2 PLC Line Driver




Figure 9-3. Typical Schematic for PLC Applications

#### 9.2.2.1 Design Requirements

The main design requirements for an ac-coupled wideband current-feedback operation are power supplies that satisfy the output voltage requirement, and to use a feedback resistor value that allows for the proper bandwidth while maintaining stability. Use the requirements shown in Table 9-1 to design a broadband PLC application circuit.

Table 9-1. Design Requirements

DESIGN PARAMETER	VALUE
Power supply	12 V, single-supply
Differential gain G <sub>DIFF</sub>	8 V/V
Output voltage	18 V <sub>PP</sub>
Large-signal bandwidth	220 MHz

#### 9.2.2.2 Detailed Design Procedure

The closed-loop gain equation for a differential line driver configuration is given as  $G_{DIFF} = 1 + 2 \times (R_F / R_G)$ , where  $R_F = R_{F1} = R_{F2}$ . The OPA2673 is a current-feedback amplifier and thus the bandwidth of the closed-loop configuration is set by the value of the  $R_F$  resistor. This advantage of the current-feedback architecture allows for flexibility in setting the differential gain by choosing the value of the  $R_G$  resistor without reducing the bandwidth, as is the case with voltage-feedback amplifiers. The OPA2673 is designed to provide excellent bandwidth performance with  $R_{F1} = R_{F2} = 350 \ \Omega$ . To configure the device in a gain of 8 V/V, use a  $100-\Omega$   $R_G$  resistor.

## 9.2.2.3 Application Curve




Figure 9-4. Large-Signal Frequency Response

Submit Document Feedback

## 9.3 Power Supply Recommendations

#### 9.3.1 Thermal Analysis

As a result of the high-output power capability of the OPA2673, heat-sinks or forced airflow can be required under extreme operating conditions. The maximum desired junction temperature sets the maximum allowed internal power dissipation, and is described in the following paragraph. Do not exceed the maximum junction temperature of 150°C.

Operating junction temperature (T<sub>.</sub>I) is given by:

$$T_{J} = T_{A} + P_{D} \times \theta_{JA} \tag{13}$$

The total internal power dissipation ( $P_D$ ) is the sum of quiescent power ( $P_{DQ}$ ) and additional power dissipation in the output stage ( $P_{DL}$ ) to deliver load power. Quiescent power is the specified no-load supply current times the total supply voltage across the part. The  $P_{DL}$  depends on the required output signal and load; for a grounded resistive load, however,  $P_{DL}$  is at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for equal bipolar supplies). Under this condition,

$$P_{DL} = V_S^2 / (4 \times R_L)$$
 (14)

where R<sub>L</sub> includes feedback network loading.

Equation 14 is the power dissipated at the output stage of OPA2673 that determines the internal power dissipation.

As a worst-case example, compute the maximum  $T_J$  using an OPA2673 VQFN-16 in the circuit of Figure 8-1 operating at the maximum specified ambient temperature of 85°C with both outputs driving a grounded 20- $\Omega$  load to 2.5 V.

$$P_D = 12 \text{ V} \times 33 \text{ mA} + 2 \times [5^2 / (4 \times [20 \Omega \parallel 535 \Omega])] = 1.05 \text{ W}$$
 (15)

Maximum 
$$T_J = +85^{\circ}C + (1.05 \times 45^{\circ}C/W) = 132.2^{\circ}C$$
 (16)

The output V-I plot in *Output Current and Voltage* includes a boundary for 2-W maximum internal power dissipation under these conditions.

#### 9.3.2 Input and ESD Protection

The OPA2673 is built using a high-speed complementary bipolar process. The internal junction breakdown voltages are shown in the *Absolute Maximum Ratings*. All device pins have limited ESD protection using internal diodes to the power supplies, as shown in Figure 9-5.

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes typically support a 10-mA continuous current. Where higher currents are possible (for example, in systems with ±15-V supply parts driving into the OPA2673), add current-limiting series resistors into the two inputs.




Figure 9-5. ESD Steering Diodes



## 9.4 Layout

#### 9.4.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier such as the OPA2673 requires careful attention to board layout parasitic and external component types.

- a) Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability; on the noninverting input, parasitic capacitance can react with the source impedance to cause unintentional band limiting. To reduce unwanted capacitance, open a window around the signal I/O pins in all of the ground and power planes around those pins. Otherwise, make sure that ground and power planes are unbroken elsewhere on the board.
- b) Minimize the distance (< 0.25 inches or 6.35 0 mm) from the power-supply pins to high-frequency, 0.1-µF decoupling capacitors. Always decouple the power-supply connections (on pins 7 and 14 for a VQFN package) with low-ESR capacitors. Do not have the ground and power-plane layout in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. An optional supply decoupling capacitor connected across the two power supplies (for bipolar operation) improves second-harmonic distortion performance.
- c) Careful selection and placement of external components preserve the high-frequency performance of the OPA2673. Use very low reactance resistors. Surface-mount resistors, metal film, and carbon-composition-based axially-leaded resistors can provide good high-frequency performance. Keep the leads and PCB trace length as short as possible. Although the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins.
- d) The frequency response is primarily determined by the feedback resistor value as described previously. Increasing the value reduces the bandwidth, whereas decreasing the value gives a more peaked frequency response. The  $402-\Omega$  feedback resistor used in the *Typical Characteristics* at a gain of +4 V/V on ±6-V supplies is a good starting point for design. Note that a current-feedback op amp requires a feedback resistor even in the unity-gain follower configuration to control stability. Use a  $511-\Omega$  feedback resistor, rather than a direct short, for the unity-gain follower application.
- e) Connections to other wideband devices on the board can be made with short, direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Use relatively wide traces (50 mils to 100 mils, or 1.27 mm to 2.54 mm), preferably with ground and power planes opened up around them. Estimate the total capacitive load and set  $R_{\rm ISO}$  from the plot of Figure 8-7. Low-parasitic capacitive loads (< 5 pF) may not need an  $R_{\rm ISO}$  because the OPA2673 is nominally compensated to operate with a 2-pF parasitic load.

If a long trace is required, and the 6-dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched-impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques).


The high output voltage and current capability of the OPA2673 allows multiple destination devices to be handled as separate transmission lines, each with respective series and shunt terminations. If the 6-dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



### 9.4.2 Layout Example



Layout Recommendations have been shown for Channel A only, follow similar precautions for Channel B.

Figure 9-6. Layout Recommendations



## 10 Device and Documentation Support

## 10.1 Device Support

### 10.1.1 Development Support

## 10.1.1.1 TINA-TI™ Simulation Software (Free Download)

TINA-TI™ simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA™ software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Design tools and simulation web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### Note

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the TINA-TI<sup>TM</sup> software folder.

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TINA-TI™ and TI E2E™ are trademarks of Texas Instruments.

TINA™ is a trademark of DesignSoft, Inc.

All trademarks are the property of their respective owners.

#### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: OPA2673

www.ti.com 4-May-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2673IRGVR	ACTIVE	VQFN	RGV	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2673	Samples
OPA2673IRGVT	ACTIVE	VQFN	RGV	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2673	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 4-May-2023

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Nov-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2673IRGVR	VQFN	RGV	16	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
OPA2673IRGVT	VQFN	RGV	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 20-Nov-2024




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2673IRGVR	VQFN	RGV	16	2500	367.0	367.0	35.0
OPA2673IRGVT	VQFN	RGV	16	250	210.0	185.0	35.0

4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224748/A





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated