

# OPAx994 32V, Rail-to-Rail Input and Output, 24MHz, 125mA Output Current Op Amp With Unlimited Capacitive Load Drive

#### 1 Features

Wide supply voltage: 2.7V to 32V

Rail-to-rail input and output

Wide bandwidth: 24MHz GBW, unity-gain stable

Unlimited capacitive load drive capability

- Phase margin of 50° when driving a load of 10μF and 1MΩ

High output current drive: ±125mA

Low offset voltage: ±350µV (typical)

Low offset voltage drift: ±2.5µV/°C (typical)

Low noise: 12nV/√Hz at 1kHz

High common-mode rejection: 125dB

High slew rate: 35V/µs

Low guiescent current: 1.35mA per amplifier

## 2 Applications

- AC charging (pile) station
- GFCI fault detection and test
- Software defined radio
- Display panel for PC and notebooks
- LCD TV
- Wireless control lighting
- Motor drive: power stage and control modules
- Power delivery: UPS, server, and merchant network power
- ADC driver and reference buffer amplifier
- High-side and low-side current sensing

## 3 Description

The OPAx994 family (OPA994 and OPA2994) is a family of high voltage (32V) rail-to-rail input and output (RRIO) operational amplifiers. These devices offer excellent AC performance, including a wide unity gain

bandwidth of 24MHz and a high slew rate of 35V/µs, while only requiring a quiescent current of 1.35mA per channel.


The OPAx994 family was designed to maintain stability across a wide range of capacitive loads. For example, OPAx994 is able to achieve a phase margin of 50 degrees when driving large capacitive loads of 10μF with a load resistance of 1MΩ. The OPAx994 is designed with compensation architectures that mitigate sustained ringing for large capacitive loads. This allows for reliable performance and ease of design for systems that have large, varying, or unknown capacitive loads.

These devices also offer excellent DC precision, including a high short-circuit output current of 125mA/ channel, low offset voltage (±350µV, typical), low offset drift (±2.5µV/°C, typical), and high CMRR of 125dB for high voltage operation within the main input pair. This makes the OPAx994 a flexible, robust, and high-performance op amp for high-voltage industrial applications.

#### **Package Information**

PART NUMBER <sup>(1)</sup>	CHANNEL COUNT	PACKAGE	PACKAGE SIZE (2)
		DBV (SOT-23, 5)	2.9mm × 2.8mm
OPA994	Single	DCK (SC70, 5)	2mm × 2.1mm
		D (SOIC, 8)	4.9mm × 6mm
		D (SOIC, 8)	4.9mm × 6mm
OPA2994		DGK (VSSOP, 8)	3mm × 4.9mm
		DDF (SOT-23, 8)	2.9mm × 2.8mm

- (1) For more information, see Section 10.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



OPAx994 in Electric Vehicle Service Equipment (EVSE) Ground-Fault Circuit Interrupter (GFCI) Fault **Detection and Test Circuit** 



# **Table of Contents**

1 Features	1	7 Application and Implementation	25
2 Applications		7.1 Application Information	25
3 Description		7.2 Typical Applications	
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations	
5 Specifications	5	7.4 Layout	27
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	
5.2 ESD Ratings		8.1 Device Support	29
5.3 Recommended Operating Conditions	5	8.2 Documentation Support	
5.4 Thermal Information for Single Channel	6	8.3 Receiving Notification of Documentation Updates	29
5.5 Thermal Information for Dual Channel	6	8.4 Support Resources	29
5.6 Electrical Characteristics	7	8.5 Trademarks	29
5.7 Typical Characteristics	9	8.6 Electrostatic Discharge Caution	29
6 Detailed Description		8.7 Glossary	
6.1 Overview		9 Revision History	
6.2 Functional Block Diagram	18	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description	19	Information	30
6.4 Device Functional Modes	24		



# **4 Pin Configuration and Functions**





Figure 4-1. OPA994 DBV Package 5-Pin SOT-23 (Top View)

Figure 4-2. OPA994 DCK Package 5-Pin SC70 (Top View)



NC- no internal connection

Figure 4-3. OPA994 D Package 8-Pin SOIC (Top View)

Table 4-1. Pin Functions: OPA994

PIN				TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	DBV	DCK	D	ITPE	DESCRIPTION	
IN-	4	3	2	I	Inverting input	
IN+	3	1	3	I	Noninverting input	
NC	_	_	8	_	Do not connect	
NC	_	_	1	_	Do not connect	
NC	_	_	5	_	Do not connect	
OUT	1	4	6	0	Output	
V-	2	2	4	_	Negative (lowest) power supply	
V+	5	5	7	_	Positive (highest) power supply	

(1) I = input, O = output






Figure 4-4. OPA2994 D, DGK and DDF Package, 8-Pin SOIC, VSSOP and SOT-23 (Top View)

Table 4-2. Pin Functions: OPA2994

PIN		TYPE(1)	DESCRIPTION	
NAME	NO.	IIFE\/	DESCRIPTION	
IN1+	3	I	Noninverting input, channel 1	
IN1-	2	I	Inverting input, channel 1	
IN2+	5	I	Noninverting input, channel 2	
IN2-	6	I	Inverting input, channel 2	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
V+	8	_	Positive (highest) power supply	
V–	4	_	Negative (lowest) power supply	

(1) I = input, O = output

# 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	1 3 (	·	MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V+)$	(V-)		0	33	V
	Common-mode voltage <sup>(3)</sup>		(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage <sup>(4)</sup>			±10	V
	Current <sup>(3)</sup>			±10	mA
Output short-circuit <sup>(2)</sup>			Continuous		
Junction temperature, T <sub>J</sub>				150	°C
Storage temperature, T <sub>stg</sub>			-65	150	°C

- (1) Operating the device beyond the ratings listed under *Absolute Maximum Ratings* will cause permanent damage to the device. These are stress ratings only, based on process and design limitations, and this device has not been designed to function outside the conditions indicated under *Recommended Operating Conditions*. Exposure to any condition outside *Recommended Operating Conditions* for extended periods, including absolute-maximum-rated conditions, may affect device reliability and performance.
- (2) Short-circuit to ground, one amplifier per package. Extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual destruction.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5V beyond the supply rails must be current limited to 10mA or less.
- (4) Input pins are connected by back-to-back diodes for input protection. If the differential input voltage may exceed 0.5V, limit the input current to 10mA or less.

### 5.2 ESD Ratings

			VALUE	UNIT
V	V <sub>(Fob.)</sub>   Flectrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	\/
V(ESD)		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	v

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	2.7	32	V
VI	Common mode voltage range	(V-) - 0.1	(V+) + 0.1	V
T <sub>A</sub>	Specified temperature	-40	125	°C



# 5.4 Thermal Information for Single Channel

			OPA994			
THERMAL METRIC(1)		D (SOIC)		DBV (SOT-23)	UNIT	
		8 PINS	5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	133.5	214.2	185.4	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	75.8	129.2	82.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	76.9	67.5	51.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	26.4	42.7	19.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	76.2	67.1	51.2	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

### 5.5 Thermal Information for Dual Channel

			OPA2994		
THERMAL METRIC(1)		D (SOIC)	DGK (VSSOP)	DDF (SOT-23)	Unit
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	124.0	169.6	125.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	67.3	61.6	63.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	68.4	91.2	45.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.9	9.0	2.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	67.6	89.7	45.0	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



# **5.6 Electrical Characteristics**

For  $V_S$  = (V+) – (V–) = 2.7V to 32V (±1.35V to ±16V) at  $T_A$  = 25°C,  $R_L$  = 10k $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{OUT}$  =  $V_S$  / 2, unless otherwise noted.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
OFFSET	VOLTAGE	1					
.,		., ,,			±0.35	±2.3	
Vos	Input offset voltage	$V_{CM} = V_{-}$	T <sub>A</sub> = -40°C to 125°C			±3.3	mV
dV <sub>OS</sub> /dT	Input offset voltage drift	V <sub>CM</sub> = V-	T <sub>A</sub> = -40°C to 125°C		±2.5		μV/°C
DODD	Input offset voltage versus power	V <sub>CM</sub> = V-, V <sub>S</sub> = 5V to 32V	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		±3.5	±22	μV/V
PSRR	supply	V <sub>CM</sub> = V-, V <sub>S</sub> = 2.7V to 32V	T <sub>A</sub> = -40°C to 125°C			±60 <sup>(1)</sup>	μV/V
	DC channel separation				1		μV/V
INPUT B	IAS CURRENT			<u> </u>			I
I <sub>B</sub>	Input bias current				±400	±1500	nA
Ios	Input offset current				±7		nA
NOISE		1		'			
_	t t	f = 0.41  = 4= 401  =			1.8		$\mu V_{PP}$
E <sub>N</sub>	Input voltage noise	f = 0.1Hz to 10Hz			0.3		$\mu V_{RMS}$
_	land the land to t	f = 1kHz			12		nV/√ <del>Hz</del>
e <sub>N</sub>	Input voltage noise density	f = 10kHz		11			IIV/ VIIZ
i <sub>N</sub>	Input current noise density	f = 1kHz			1		pA/√ <del>Hz</del>
INPUT V	OLTAGE RANGE			'			1
V <sub>CM</sub>	Common-mode input voltage range			(V-) - 0.1		(V+) + 0.1	V
		V <sub>S</sub> = 32V, V- < V <sub>CM</sub> < (V+) - 2V (Main Input Pair)	T <sub>A</sub> = -40°C to 125°C	109	125		
		$V_S = 5V, V - < V_{CM} < (V+) - 2V$ (Main Input Pair) <sup>(1)</sup>	T <sub>A</sub> = -40°C to 125°C	93	111		
CMRR	Common-mode rejection ratio	V <sub>S</sub> = 2.7V, V- < V <sub>CM</sub> < (V+) - 2V (Main Input Pair)	T <sub>A</sub> = -40°C to 125°C		114		dB
		$V_S = 2.7 - 32V$ , $(V+) - 1V < V_{CM} < V+$ (Aux Input Pair)	T <sub>A</sub> = -40°C to 125°C		77		
		(V+) - 2V < V <sub>CM</sub> < (V+) - 1V	T <sub>A</sub> = -40°C to 125°C	See Offset V Mode Voltage			
INPUT IN	MPEDANCE						
Z <sub>ID</sub>	Differential				0.2    1		MΩ    pF
Z <sub>ICM</sub>	Common-mode				2    0.5		GΩ    pF
OPEN-LO	OOP GAIN						
		V <sub>S</sub> = 32V, V <sub>CM</sub> = V <sub>S</sub> / 2, (V-) + 1V < V <sub>O</sub> < (V+) - 1V		80	87		
		$(V-) + 1V < V_O < (V+) - 1V$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$		87		
•	Open loop voltage gain	$V_S = 5V, V_{CM} = V_S / 2,$ $(V-) + 1V < V_O < (V+) - 1V^{(1)}$		75	80		dB
A <sub>OL</sub>	Open-loop voltage gain	$(V-) + 1V < V_0 < (V+) - 1V^{(1)}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		80		] uB
		$V_S = 2.7V, V_{CM} = V_S / 2,$		75	80		
		$V_S = 2.7V$ , $V_{CM} = V_S / 2$ , $(V-) + 1V < V_O < (V+) - 1V^{(1)}$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$		80		



### **5.6 Electrical Characteristics (continued)**

For  $V_S$  = (V+) – (V–) = 2.7V to 32V (±1.35V to ±16V) at  $T_A$  = 25°C,  $R_L$  = 10k $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{OUT}$  =  $V_S$  / 2, unless otherwise noted.


	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
FREQUE	NCY RESPONSE					•	
GBW	Gain-bandwidth product				24		MHz
SR	Slew rate	V <sub>S</sub> = 32V, V <sub>STEP</sub> = 10V, G = +1, C <sub>L</sub> = 2	0pF		35		V/µs
		To 0.1%, V <sub>S</sub> = 32V, V <sub>STEP</sub> = 10V, G = -	+1, C <sub>L</sub> = 50pF		0.43		
	Settling time	To 0.1%, V <sub>S</sub> = 32V, V <sub>STEP</sub> = 10V, G = -	+1, C <sub>L</sub> = 500pF		0.45		
t <sub>S</sub>	Setting time	To 0.01%, $V_S = 32V$ , $V_{STEP} = 10V$ , $G = 10V$	+1, C <sub>L</sub> = 50pF		0.77		μs
		To 0.01%, V <sub>S</sub> = 32V, V <sub>STEP</sub> = 10V, G =	+1, C <sub>L</sub> = 500pF		0.85		
	Phase margin	$G = +1, R_L = 10kΩ, C_L = 20pF$			50		٥
	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>			130		ns
THD+N	Total harmonic distortion + noise	$V_S = 32V, V_O = 3V_{RMS}, G = 1, f = 1kHz$	. D = 10k0		0.00022		%
I UD+N	Total narmonic distortion + noise	V <sub>S</sub> = 32V, V <sub>O</sub> = 3V <sub>RMS</sub> , G = 1,1 = 1KH2	2, KL = 10K12		113		dB
OUTPUT				•		'	
	Voltage output swing from rail	Positive and negative rail headroom	V <sub>S</sub> = 32V, R <sub>L</sub> = no load		20		
			$V_S = 32V, R_L = 10k\Omega$		58	68	mV
			$V_S = 32V$ , $R_L = 2k\Omega$		117	137	
			V <sub>S</sub> = 5V, R <sub>L</sub> = no load		30		
			$V_S = 5V$ , $R_L = 10k\Omega$		45	52	
			$V_S = 5V$ , $R_L = 2k\Omega$		25	60	
			V <sub>S</sub> = 2.7V, R <sub>L</sub> = no load		25		
			$V_S = 2.7V, R_L = 10k\Omega$		42	48	
			$V_S = 2.7V$ , $R_L = 2k\Omega$		45	54	
		V <sub>S</sub> = 32V		±62	±125		
I <sub>SC</sub>	Short-circuit current	V <sub>S</sub> = 5V <sup>(1)</sup>		±50	±85		mA
		$V_S = 2.7V^{(1)}$	±30	±60			
C <sub>LOAD</sub>	Capacitive load drive			Unlimited; See Phase Margin v Capacitive Load			pF
Z <sub>O</sub>	Open-loop output impedance	I <sub>O</sub> = 0A			en-Loop Out ce vs Frequ		Ω
POWER	SUPPLY			•		'	
	Quicecent current per emplifier	V -V I -00			1.35	1.93	mA
lQ	Quiescent current per amplifier	$V_{CM} = V_{-}, I_{O} = 0A$	T <sub>A</sub> = -40°C to 125°C			2.23	mA

<sup>(1)</sup> Specified by characterization only.


Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated


### 5.7 Typical Characteristics











































# **6 Detailed Description**

### 6.1 Overview


The OPAx994 family (OPA994 and OPA2994) is a family of high voltage (32V) general purpose operational amplifiers.

The OPAx994 family has a wide gain bandwidth of 24MHz when no capacitive load is present. These devices have unlimited capacitive load drive and are able to drive large capacitive loads without continuous oscillations.

These devices also offer excellent DC precision, including rail-to-rail input/output, low offset ( $\pm 350\mu V$ , typical), and low offset drift ( $\pm 2.5\mu V$ /°C, typical).

Special features such as unlimited capacitive load drive, high short-circuit current (±125mA, typical), and high slew rate (35V/µs, typical) make the OPAx994 an extremely flexible, robust, and high-performance operational amplifier for high-voltage industrial applications.

# 6.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

### **6.3 Feature Description**

#### 6.3.1 Unlimited Capacitive Load Drive

One of the challenges when designing an op amp circuit is verifying that the op amp is stable when driving capacitive loads. The OPAx994 has a unique architecture that features Unlimited Capacitive Load Drive (UCLD), which is used to prevent sustained oscillations on the output signals of the amplifier when driving large capacitive loads. This is achieved by maintaining an acceptable phase margin as the size of the capacitive load increases.

An op amp circuit that is unstable can have an unpredictable or unexpected output with poor transient performance. This typically results in large overshoots and ringing when changes occur on the input or load, but can also result in sustained oscillations. One common cause of instability in op amps can occur when connecting a load capacitor, CL, to the output of the amplifier. This instability is a result of the internal output resistance of the op amp, Zo, that creates a secondary pole with CL.

The UCLD of the OPAx994 family has a proprietary output compensation structure that is able to sense the capacitance on the output and adjust internal pole and zero structures to achieve acceptable phase margins. This behavior is unique to UCLD devices and allows the op amp to remain stable under larger capacitive loads compared to traditional amplifiers.

To keep an acceptable phase margin, UCLD devices lower the gain bandwidth product under larger capacitive loads. The OPAx994 is specified to have a gain bandwidth product of 24MHz without significant capacitive load, but this value will begin to decrease at the point where a traditional amplifier would begin to become unstable. This tradeoff is what extends the output drive capability. OPAx994 is designed with a wide gain bandwidth product to make sure there is headroom for many general-purpose applications with higher capacitive loads.




Figure 6-1. Extending Capacitive Load Drive With the OPA994




Figure 6-2. Phase Margin vs Capacitive Load

### 6.3.2 Common-Mode Voltage Range

The OPAx994 is a 32V, true rail-to-rail input operational amplifier with an input common-mode range that extends to both supply rails. This wide range is achieved with paralleled complementary PNP and NPN differential input pairs, as shown in Figure 6-3. The NPN pair is active for input voltages close to the positive rail, typically from (V+) - 1V to the positive supply. The PNP pair is active for inputs from the negative supply to approximately (V+) - 2V. There is a small transition region, typically (V+) - 2V to (V+) - 1V, in which both input pairs are on. This transition region can vary modestly with process variation. Within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance can be degraded compared to operation outside this region.

For more information on common-mode voltage range and complementary pair interaction, see *Op Amps With Complementary-Pair Input Stages* application note.




Figure 6-3. Rail-to-Rail Input Stage

#### 6.3.3 Phase Reversal Protection

The OPAx994 family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPAx994 is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in Figure 6-4. For more information on phase reversal, see *Op Amps With Complementary-Pair Input Stages* application note.




Figure 6-4. No Phase Reversal



### 6.3.4 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. Figure 6-5 shows an illustration of the ESD circuits contained in the OPAx994 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




Figure 6-5. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse while discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device terminals, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPAx994 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (as shown in Figure 6-5), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances can arise where an applied voltage exceeds the operating voltage range of a given terminal. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

Figure 6-5 shows a specific example where the input voltage  $(V_{IN})$  exceeds the positive supply voltage  $(+V_S)$  by 500mV or more. Much of what happens in the circuit depends on the supply characteristics. If  $+V_S$  can sink the current, one of the upper input steering diodes conducts and directs current to  $+V_S$ . Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the data sheet specifications recommend that applications limit the input current to 10mA.

If the supply is not capable of sinking the current,  $V_{\text{IN}}$  can begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies  $+V_S$  or  $-V_S$  are at 0V. Again, this question depends on the supply characteristic while at 0V, or at a level below the input-signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply terminals; see Figure 6-5. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply terminal begins to rise above the safe-operating, supply-voltage level.

The OPAx994 input terminals are protected from excessive differential voltage with back-to-back diodes; see Figure 6-5. In most circuit applications, the input protection circuitry has no effect. However, in low-gain or G = 1 circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the input signal current. This input series resistor degrades the low-noise performance of the OPAx994. Figure 6-5 shows an example configuration that implements a current-limiting feedback resistor.

### 6.3.5 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPAx994 is approximately 130ns.

### 6.3.6 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier can exhibit some amount of deviation from the ideal value, like the input offset voltage of an amplifier. These deviations often follow *Gaussian* (*bell curve*), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the *Electrical Characteristics* table.




Figure 6-6. Ideal Gaussian Distribution

The Figure 6-6 figure shows an example distribution, where  $\mu$ , or mu, is the mean of the distribution, and where  $\sigma$ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from  $\mu$ – $\sigma$  to  $\mu$ + $\sigma$ ).

Depending on the specification, values listed in the *typical* column of the *Electrical Characteristics* table are represented in different ways. As a general rule, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean ( $\mu$ ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ( $\mu$  +  $\sigma$ ) to most accurately represent the typical value.

Designers can use this chart to calculate approximate probability of a specification in a unit; for example, for OPAx994, the typical input voltage offset is  $350\mu V$ . So 68.2% of all OPAx994 devices are expected to have an offset from  $-350\mu V$  to  $+350\mu V$ . At 4  $\sigma$  ( $\pm 800\mu V$ ), 99.9937% of the distribution has an offset voltage less than  $\pm 1400\mu V$ , which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are tested by TI, unless otherwise noted, and units outside these limits are removed from production material. For example, the OPAx994 family has a maximum offset voltage of 2.3mV at 25°C, and even though this is extremely unlikely, units with larger offset than 2.3mV are removed from production material.



For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for the designers application, and design worst-case conditions using this value. For example, the  $6\sigma$  value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and can be an option as a wide guardband to design a system around. In this case, the OPAx994 family does not have a maximum or minimum for offset voltage drift. But based on the typical value of  $2.5\mu$ V/°C in the *Electrical Characteristics* table, it can be calculated that the  $6\sigma$  value for offset voltage drift is about  $15\mu$ V/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

Note that process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. Only use this information to estimate the performance of a device.

#### **6.4 Device Functional Modes**

The OPAx994 has a single functional mode and is operational when the power-supply voltage is greater than or equal to 2.7V (±1.35V). The maximum power supply voltage for the OPAx994 is 32V (±16V).

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The OPAx994 family offers excellent DC precision and AC performance. These devices operate up to 32V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 24MHz bandwidth and high output drive. These features make the OPAx994 a robust, high-performance operational amplifier for high-voltage industrial applications.

### 7.2 Typical Applications

#### 7.2.1 Low-Side Current Measurement

Figure 7-1 shows the OPA994 configured in a low-side current sensing application. For a full analysis of the circuit shown in Figure 7-1 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, *OA to 1A Single-Supply Low-Side Current-Sensing Solution*.




Figure 7-1. OPAx994 in a Low-Side, Current-Sensing Application

#### 7.2.1.1 Design Requirements

The design requirements for this design are as follows:

Load current: 0A to 1AMax output voltage: 4.9V

Maximum shunt voltage: 100mV

#### 7.2.1.2 Detailed Design Procedure

The transfer function of the circuit in Figure 7-1 is given in Equation 1:

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$
 (1)



The load current ( $I_{LOAD}$ ) produces a voltage drop across the shunt resistor ( $R_{SHUNT}$ ). The load current is set from 0A to 1A. To keep the shunt voltage below 100mV at maximum load current, the largest shunt resistor is defined using Equation 2:

$$R_{SHUNT} = \frac{V_{SHUNT\_MAX}}{I_{LOAD\ MAX}} = \frac{100 \text{mV}}{1 \text{A}} = 100 \text{m}\Omega$$
 (2)

Using Equation 2,  $R_{SHUNT}$  is calculated to be 100m $\Omega$ . The voltage drop produced by  $I_{LOAD}$  and  $R_{SHUNT}$  is amplified by the OPA994 to produce an output voltage of 0V to 4.9V. The gain needed by the OPA994 to produce the necessary output voltage is calculated using Equation 3:

$$Gain = \frac{(V_{OUT\_MAX} - V_{OUT\_MIN})}{(V_{IN\ MAX} - V_{IN\ MIN})}$$
(3)

Using Equation 3, the required gain is calculated to be 49V/V, which is set with resistors  $R_F$  and  $R_G$ . Equation 4 is used to size the resistors,  $R_F$  and  $R_G$ , to set the gain of the OPA994 to 49V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)} \tag{4}$$

Choosing  $R_F$  as 5.76k $\Omega$ ,  $R_G$  is calculated to be 120 $\Omega$ .  $R_F$  and  $R_G$  were chosen as 5.76k $\Omega$  and 120 $\Omega$  because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. However, excessively large resistors can generate thermal noise that exceeds the intrinsic noise of the op amp. Figure 7-2 shows the measured transfer function of the circuit shown in Figure 7-1.

#### 7.2.1.3 Application Curve




Figure 7-2. Low-Side, Current-Sense, Transfer Function

### 7.3 Power Supply Recommendations

The OPAx994 is specified for operation from 2.7V to 32V (±1.35V to ±16V); many specifications apply from –40°C to 125°C or with specific supply voltages and test conditions.

#### **CAUTION**

Supply voltages larger than 33V can permanently damage the device; see *Absolute Maximum Ratings*.

Place 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to *Layout*.

### 7.4 Layout

#### 7.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself.
   Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
  these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed
  to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 7-4, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- · Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic
  package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to
  remove moisture introduced into the device packaging during the cleaning process. A low temperature, post
  cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

### 7.4.2 Layout Example




Figure 7-3. Schematic for Noninverting Configuration Layout Example






Figure 7-4. Example Layout for SC70 (DCK) Package




Figure 7-5. Example Layout for VSSOP-8 (DGK) Package

# 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Development Support

#### 8.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### Note

These files require that either the TINA software (from DesignSoft<sup>™</sup>) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

### **8.2 Documentation Support**

#### 8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application note
- Texas Instruments, Op Amps With Complementary-Pair Input Stages application note
- · Texas Instruments, 0A to 1A, Single-Supply, Low-Side, Current Sensing Solution design guide

# 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **8.4 Support Resources**

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.5 Trademarks

TINA-TI<sup>™</sup> is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA<sup>™</sup> and DesignSoft<sup>™</sup> are trademarks of DesignSoft, Inc.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

	OTE. 1 age numbers for previous revisions may affect from page numbers in the durient version.	
С	hanges from Revision C (September 2024) to Revision D (November 2024)	Page
•	Added OPA2994IDDFR (SOT-23-8) throughout the data sheet in active status	1
С	hanges from Revision B (March 2024) to Revision C (September 2024)	Page
•	Changed the status of OPA994IDBVR (SOT-23-5) and OPA994IDCKR (SC70-5) from: preview to:	active1
С	hanges from Revision A (November 2023) to Revision B (March 2024)	Page
•	Changed the slew rate in the <i>Description</i> section from: 18V/µs to: 35V/µs	1
•	Changed the status of OPA2994IDGKR from: preview to: active	1
•	Changed Human Body Model (HBM) ESD rating from 2.5kV to 4kV	5
•	Added the DGK (VSSOP) thermal values to the Thermal Information for Dual Channel table	6 ———
С	hanges from Revision * (June 2023) to Revision A (November 2023)	Page
•	Updated the maximum supply voltage from 24V to 32V throughout data sheet	1
•	Changed the status of OPA2994IDR from: preview to: active	1
	Added SOIC-8 package information for OPA994	
•	Added device typical characteristic curves in <i>Typical Characteristics</i> section	9

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 4-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2994IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green		Level-1-260C-UNLIM	-40 to 125	O2994	Samples
OPA2994IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	O994	Samples
OPA2994IDR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2994I	Samples
OPA994IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	OPDBV	Samples
OPA994IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	994	Samples
OPA994IDR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O994I	Samples
POPA994IDBVR	ACTIVE	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
POPA994IDCKR	ACTIVE	SC70	DCK	5	3000	TBD	Call TI	Call TI	-40 to 125	P94	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 4-Dec-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA2994, OPA994:

Automotive: OPA2994-Q1, OPA994-Q1


NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 7-Dec-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2994IDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2994IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
OPA2994IDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA994IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA994IDCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
OPA994IDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 7-Dec-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2994IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
OPA2994IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2994IDR	SOIC	D	8	3000	356.0	356.0	35.0
OPA994IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
OPA994IDCKR	SC70	DCK	5	3000	210.0	185.0	35.0
OPA994IDR	SOIC	D	8	3000	356.0	356.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE



- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated