







SN54AHC540, SN74AHC540 SCLS260N - DECEMBER 1995 - REVISED JULY 2024

SNx4AHC540 Octal Buffers/Drivers With 3-State Outputs

1 Features

- Operating range 2V to 5.5V V_{CC}
- Latch-up performance exceeds 250mA per JESD 17
- On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Wearable Health and Fitness Devices
- Telecom Infrastructures
- Electronic Points of Sale


3 Description

The SNx4AHC540 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

Device Information

PART NUMBER	PACKAGE (PINS)(1)	BODY SIZE (NOM)								
SN74AHC540N	PDIP (20)	25.40mm × 6.35mm								
SN74AHC540DB	SSOP (20)	7.50mm × 5.30mm								
SN74AHC540PW	TSSOP (20)	6.50mm × 4.40mm								
SN74AHC540DGV	TVSOP (20)	5.00mm × 4.40mm								
SN74AHC540DW	SOIC (20)	12.80mm × 7.50mm								
SNJ54AHC540FK	LCCC (20)	9.0mm x 9.0mm								
SNJ54AHC540W	CFP (20)	13.72mm x 8.13mm								

For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels Simplified Schematic



Table of Contents

1 Features1	7.2 Functional Block Diagram9
2 Applications1	7.3 Feature Description9
3 Description1	7.4 Device Functional Modes9
4 Pin Configuration and Functions3	8 Application and Implementation10
5 Specifications4	8.1 Application Information
5.1 Absolute Maximum Ratings4	8.2 Typical Application10
5.2 ESD Ratings4	8.3 Power Supply Recommendations11
5.3 Recommended Operating Conditions4	8.4 Layout11
5.4 Thermal Information5	9 Device and Documentation Support12
5.5 Electrical Characteristics5	9.1 Receiving Notification of Documentation Updates12
5.6 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V6	9.2 Support Resources12
5.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V6	9.3 Trademarks12
5.8 Noise Characteristics7	9.4 Electrostatic Discharge Caution12
5.9 Operating Characteristics7	9.5 Glossary12
5.10 Typical Characteristics7	10 Revision History12
6 Parameter Measurement Information8	11 Mechanical, Packaging, and Orderable
7 Detailed Description9	Information12
7.1 Overview9	



4 Pin Configuration and Functions




Figure 4-1. SN54AHC540: J or W Package; SN74AHC540: DB, DGV, DW, N, NS, or PW Package SN54AHC540: 20-Pin CDIP or CFP; SN74AHC540: 20-Pin SSOP, TVSOP, SOIC, PDIP, PDIP, or TSSOP Top View




Figure 4-2. SN54AHC540: FK Package 20-Pin LCCC Top View

Table 4-1. Pin Functions

		Iabi	e 4-1. Pin Functions
	PIN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	OE1	I	Output Enable 1
2	A1	I	A1 Input
3	A2	I	A2 Input
4	A3	I	A3 Input
5	A4	I	A4 Input
6	A5	I	A5 Input
7	A6	I	A6 Input
8	A7	I	A7 Input
9	A8	I	A8 Input
10	GND	_	Ground
11	Y8	0	Y8 Output
12	Y7	0	Y7 Output
13	Y6	0	Y6 Output
14	Y5	0	Y5 Output
15	Y4	0	Y4 Output
16	Y3	0	Y3 Output
17	Y2	0	Y2 Output
18	Y1	0	Y1 Output
19	ŌE2	I	Output Enable 2
20	V _{CC}	_	Power Pin



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND	·		±75	mA
TJ	Junction temperature		150	°C	
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	1000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54AHC	540	SN74AHC540		UNIT	
			MIN	MAX	MIN	MAX	UNII	
V _{CC}	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
V_{IL}	Low-level Input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
Vı	Input voltage	'	0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V	
		V _{CC} = 2 V		-50		-50	μA	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	A	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA	
		V _{CC} = 2 V		50		50	μA	
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	MA	
Δt/Δν	Input transition vice or fell rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V	
ΔυΔν	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	IIS/V	
T _A	Operating free-air temperature	•	-55	125	-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN54AHC540 SN74AHC540

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.4 Thermal Information

				SN74A	HC540			
	THERMAL METRIC ⁽¹⁾	DB (SSOP)	DGV (TVSOP)	DW (SOIC)	N (PDIP)	NS (PDIP)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	99.9	119.2	81.1	54.9	80.4	116.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	61.7	34.5	48.9	41.7	46.9	58.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.2	60.7	53.8	35.8	47.9	78.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	22.6	1.2	19.5	27.9	19.9	12.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.8	60.0	53.1	35.7	47.5	77.9	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} T _A = 25°C		;	SN54AHC540		SN74AHC540		-40°C to 125°C SN74AHC540		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
V _{OH}	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		2.9		2.9		
		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		3.8		
	I _{OL} = 50 μA	2 V			0.1		0.1		0.1		0.1	
		3 V			0.1		0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1		0.1	V
	I _{OH} = 4 mA	3 V			0.36		0.5		0.44		0.44	
	I _{OH} = 8 mA	4.5 V			0.36		0.5		0.44		0.44	
l _l	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μΑ
I _{OZ} (2)	$V_O = V_{CC}$ or GND $V_I (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5		±2.5		±2.5	μA
loo	$V_1 = V_{CC}$ or $I_0 = 0$	5.5 V			4		40		40		40	μA
C _i	V _I = V _{CC} or GND	5 V		2	10				10			рF
C _O	$V_O = V_{CC}$ or GND	5 V		4								pF

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

⁽²⁾ For input and output pins, I_{OZ} includes the input leakage current.

5.6 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C		T _A = 25°C SN54AHC5		SN74AHC540		T _A = -40°C to 125°C SN74AHC540		UNIT		
	(INFOI)	(001701)	(OUTFUT)	(OUTFUT)	CAPACITANCE	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	Y	C ₁ = 15 pF	4.8(1)	7 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	9.5	ns		
t _{PHL}		'	OL = 13 pi	4.8(1)	7 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	9.5	115		
t _{PZH}	ŌĒ	Y	C ₁ = 15 pF	6.8 ⁽¹⁾	10.5 ⁽¹⁾	1 ⁽¹⁾	12.5 ⁽¹⁾	1	12.5	1	13.5	ns		
t _{PZL}	OL.	'	OL = 13 pi	6.8 ⁽¹⁾	10.5 ⁽¹⁾	1 ⁽¹⁾	12.5 ⁽¹⁾	1	12.5	1	13.5	115		
t _{PHZ}	ŌĒ	Y	C ₁ = 15 pF	6.8 ⁽¹⁾	10.5 ⁽¹⁾	1 ⁽¹⁾	12.5 ⁽¹⁾	1	12.5	1	13.5	ns		
t _{PLZ}		0	, I	OL = 13 pi	6.8 ⁽¹⁾	10.5 ⁽¹⁾	1 ⁽¹⁾	12.5 ⁽¹⁾	1	12.5	1	13.5	115	
t _{PLH}	A	Y	C ₁ = 50 pF	7.3	10.5	1	12	1	12	1	13.5	ns		
t _{PHL}		I	C _L = 50 pr	7.3	10.5	1	12	1	12	1	13.5	115		
t _{PZH}	ŌĒ	Y	C ₁ = 50 pF	8	14	1	16	1	16	1	17	ns		
t _{PZL}	OE .	I	C _L = 50 pr	8	14	1	16	1	16	1	17	115		
t _{PHZ}	ŌĒ	Y	C ₁ = 50 pF	8	15.4	1	17.5	1	17.5	1	18.5	ns		
t _{PLZ}		ľ	OL = 30 pr	8	15.4	1	17.5	1	17.5	1	18.5	115		
t _{sk(o)}			C _L = 50 pF		1.5 ⁽²⁾				1.5			ns		

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) On products compliant to MIL-PRF-38535, this parameter does not apply.

5.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C		SN54AHC540		SN74AHC540		T _A = -40°C to 125°C SN74AHC540		UNIT		
	(INFO1)	(0011 01)	CAFACITANCE	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t _{PLH}	А	Y	C _I = 15 pF	3.7 ⁽¹⁾	5 ⁽¹⁾	1 ⁽¹⁾	6 ⁽¹⁾	1	6	1	7	ns		
t _{PHL}		'	OL = 13 pi	3.7 ⁽¹⁾	5 ⁽¹⁾	1 ⁽¹⁾	6 ⁽¹⁾	1	6	1	7	115		
t _{PZH}	ŌĒ	Y	C _I = 15 pF	4.7 ⁽¹⁾	7.2 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	9.5	ns		
t _{PZL}	<u> </u>	Ţ	O _L = 15 pr	4.7 ⁽¹⁾	7.2 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	9.5	115		
t _{PHZ}	ŌĒ	Y	C ₁ = 15 pF	4.5 ⁽¹⁾	6.8 ⁽¹⁾	1 ⁽¹⁾	8(1)	1	8	1	8.5	ns		
t _{PLZ}		Ţ	ο _L – 10 μι	4.5 ⁽¹⁾	6.8 ⁽¹⁾	1 ⁽¹⁾	8(1)	1	8	1	8.5			
t _{PLH}		А	Y	C ₁ = 50 pF	5.2	7	1	8	1	8	1	9	ns	
t _{PHL}		'	OL = 30 bi	5.2	7	1	8	1	8	1	9	115		
t _{PZH}	ŌĒ	Y	C ₁ = 50 pF	6.2	9.2	1	10.5	1	10.5	1	11.5	ns		
t _{PZL}	OL	'	OL = 30 bi	6.2	9.2	1	10.5	1	10.5	1	11.5	115		
t _{PHZ}	OE.	Y	C ₁ = 50 pF	6	8.8	1	10	1	10	1	10.5	ns		
t _{PLZ}	ŌĒ	UE	UE	, r	O _L = 30 pr	6	8.8	1	10	1	10	1	10.5	115
t _{sk(o)}			C _L = 50 pF		1 ⁽²⁾				1			ns		

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) On products compliant to MIL-PRF-38535, this parameter does not apply.



5.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	SN74AH0	SN74AHC540		
	FARAWETER	MIN	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.7		V	
V _{IH(D)}	High-level dynamic input voltage	3.5		V	
$V_{IL(D)}$	Low-level dynamic input voltage		1.5	V	


⁽¹⁾ Characteristics are for surface-mount packages only.


5.9 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST (CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load,	f = 1 MHz	12	pF


5.10 Typical Characteristics







6 Parameter Measurement Information



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description


7.1 Overview

The SNx4AHC540 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs. If either output-enable ($\overline{\text{OE1}}$ or $\overline{\text{OE2}}$) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

 $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor to ensure the high-impedance state during power up or power down. The minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram



7.3 Feature Description

SNx4AHC540 device has a wide operating voltage range and operates from 2 V to 5.5 V. The inputs accept voltages up to 5.5 V, which allows for down translation. Slow input edges and low drive will minimize output overshoots and undershoots.

7.4 Device Functional Modes

Table 7-1 shows the device functions for each buffer and driver.

Table 7-1. Function Table (Each Buffer/Driver)

	INPUTS	OUTPUT	
OE1	OE2	Α	Υ
L	L	L	Н
L	L	Н	L
Н	Х	Х	Hi-Z
Х	Н	Х	Hi-Z

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AHC540 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs accept voltages up to 5.5 V, which allows down translation to the V_{CC} level. Figure 8-2 shows how the slower edges can reduce ringing on the output compared to higher drive parts like AC.

8.2 Typical Application




Figure 8-1. Typical Application Schematic

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid $V_{\text{CC.}}$
- 2. Recommended Output Conditions:
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

8.2.3 Application Curve




Figure 8-2. Switching Characteristics Comparison

8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F is recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.3.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in the Figure 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

8.4 Layout

8.4.1 Layout Example




Figure 8-3. Layout Diagram



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision M (May 2016) to Revision N (July 2024)	Page
Updated the numbering format for tables, figures, and cross-references throughout the document	1
• Updated RθJA values: PW = 105.4 to 116.8, DW = 83.0 to 81.1; Updated PW and DW packages for	
RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W	5
Changes from Revision L (October 2015) to Revision M (May 2016)	Page
Updated front page Simplified Schematic diagram	1
Updated Pin Out drawing diagrams to new standard	3

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54AHC540 SN74AHC540

www.ti.com 23-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9685001Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9685001Q2A SNJ54AHC 540FK	Samples
5962-9685001QSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9685001QS A SNJ54AHC540W	Samples
SN74AHC540DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA540	Samples
SN74AHC540DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA540	Samples
SN74AHC540DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125	AHC540	
SN74AHC540DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC540	Samples
SN74AHC540N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC540N	Samples
SN74AHC540PW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125	HA540	
SN74AHC540PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA540	Samples
SNJ54AHC540FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9685001Q2A SNJ54AHC 540FK	Samples
SNJ54AHC540W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9685001QS A SNJ54AHC540W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 23-Dec-2024

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC540, SN74AHC540:

Catalog: SN74AHC540

Military: SN54AHC540

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC540DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC540DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC540DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHC540DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC540PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC540PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 30-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC540DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHC540DGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74AHC540DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHC540DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC540PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC540PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9685001Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9685001QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHC540N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHC540FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC540W	W	CFP	20	25	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated