

# SN6505x-Q1 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies

#### 1 Features

- AEC-Q100 (Grade 1) qualified for automotive applications
  - Device temperature grade 1: –40°C to +125°C,  $T_A$
- **Functional Safety-Capable** 
  - Documentation available to aid functional safety system design: SN6505A-Q1, SN6505B-Q1, SN6505D-Q1
- Push-pull driver for transformers
- Wide input voltage range: 2.25 V to 5.5 V
- High output drive: 1 A at 5 V supply
- Low  $R_{ON}$  0.25  $\Omega$  max at 4.5 V supply
- Reduced conducted and radiated EMI
- Spread spectrum clocking
- Precision internal oscillator options: 160 kHz (SN6505A-Q1) and 420 kHz (SN6505B-Q1 and SN6505D-Q1)
- Synchronization of multiple devices with external clock input
- Slew-rate control
- 1.7 A Current-limit
- Low shutdown current: <1 μA
- Thermal shutdown
- Small 6-Pin SOT23 (DBV) package
- Soft-start enabled (SN6505A-Q1 and SN6505B-Q1) to reduce in-rush current and soft-start disabled (SN6505D-Q1) for fast start-up

# 2 Applications

- Isolated power supplies for
  - Traction inverter and motor control
  - DC/DC converter
  - Battery management system (BMS)
  - On-board charger (OBC)

### 3 Description


The SN6505x-Q1 is a low-noise, low-EMI push-pull transformer driver, specifically designed for small form factor, isolated power supplies. It drives low-profile, center-tapped transformers from a 2.25 V to 5 V DC power supply. Very low noise and EMI are

achieved by slew rate control of the output switch voltage and through Spread Spectrum Clocking (SSC). The SN6505x-Q1 consists of an oscillator followed by a gate drive circuit that provides the complementary output signals to drive groundreferenced N-channel power switches. The device includes two 1-A Power-MOSFET switches to ensure start-up under heavy loads. The switching clock can also be provided externally for accurate placement of switcher harmonics, or when operating with multiple transformer drivers. The internal protection features include a 1.7 A current limiting, under-voltage lockout, thermal shutdown, and break-before-make circuitry. SN6505A-Q1 and SN6505B-Q1 include a soft-start feature that prevents high inrush current during power up with large load capacitors. Soft-start feature has been disabled in SN6505D-Q1 for applications that require fast output start-up. SN6505A-Q1 has a 160 kHz internal oscillator for applications that need to minimize emissions whereas SN6505B-Q1 SN6505D-Q1 have a 420 kHz internal oscillators for applications that require higher efficiency and smaller transformer size. The SN6505x-Q1 is available in a small 6-pin SOT23/DBV package. The device operation is characterized for a temperature range from -40°C to 125°C.

#### **Device Information**

PART NUMBER (1)	PACKAGE	BODY SIZE (NOM)
SN6505A-Q1		
SN6505B-Q1	SOT23 (6 Pin)	2.90 mm × 1.60 mm
SN6505D-Q1		

For all available packages, see the orderable addendum at the end of the datasheet.



Simplified Schematic



### **Table of Contents**

2 Applications	1	8.4 Device Functional Modes	17
	1	9 Application and Implementation	18
3 Description	1	9.1 Application Information	
4 Revision History	<mark>2</mark>	9.2 Typical Application	
5 Pin Configuration and Functions	<mark>3</mark>	10 Power Supply Recommendations	
6 Specifications		11 Layout	
6.1 Absolute Maximum Ratings	4	11.1 Layout Guidelines	30
6.2 ESD Ratings	4	11.2 Layout Example	
6.3 Recommended Operating Conditions	4	12 Device and Documentation Support	31
6.4 Thermal Information	4	12.1 Device Support	<mark>31</mark>
6.5 Electrical Characteristics	<mark>5</mark>	12.2 Documentation Support	31
6.6 Timing Requirements	<mark>6</mark>	12.3 Related Links	31
6.7 Typical Characteristics, SN6505A-Q1	7	12.4 Receiving Notification of Documentation Up	dates31
6.8 Typical Characteristics, SN6505B-Q1 or		12.5 Support Resources	31
SN6505D-Q1	9	12.6 Trademarks	31
7 Parameter Measurement Information	13	12.7 Electrostatic Discharge Caution	31
8 Detailed Description	15	12.8 Glossary	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	15	Information	32
8.3 Feature Description			
4 Revision History			
4 Revision History Changes from Revision C (August 2019) to	Revision	D (October 2020)	Page
Changes from Revision C (August 2019) to		D (October 2020)	Page
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets			
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets  Changes from Revision B (July 2019) to Revision	vision C	(August 2019)	1 Page
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets  Changes from Revision B (July 2019) to Rev  Added UNIT V to EN, CLK Voltage specification  Changed '<' or 'less than' sign to '≤' or 'less	vision C eation in A	(August 2019) bsolute Maximum Ratings tablequal' sign in V <sub>CC</sub> range description at multiple loc	Page4 cation for
Changes from Revision C (August 2019) to  • Added Funtional Safety Bullets	vision C (ation in A than or e	( <b>August 2019)</b> <b>bsolute Maximum Ratings</b> tablequal' sign in V <sub>CC</sub> range description at multiple loc	Page4 cation for
Changes from Revision C (August 2019) to  • Added Funtional Safety Bullets	vision C (ation in A than or e	(August 2019) bsolute Maximum Ratings tablequal' sign in V <sub>CC</sub> range description at multiple loc	Page4 cation for
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets  Changes from Revision B (July 2019) to Rev  Added UNIT V to EN, CLK Voltage specificate  Changed '<' or 'less than' sign to '≤' or 'less better clarity	vision C (ation in A than or e	( <b>August 2019)</b> <b>bsolute Maximum Ratings</b> tablequal' sign in V <sub>CC</sub> range description at multiple loc	Page4 cation for5
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets  Changes from Revision B (July 2019) to Rev  Added UNIT V to EN, CLK Voltage specificate  Changed '<' or 'less than' sign to '≤' or 'less better clarity	vision C eation in A than or e ta sheet Fion for tw	(August 2019) bsolute Maximum Ratings table qual' sign in V <sub>CC</sub> range description at multiple location B	Page4 cation for5
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets	vision C (ation in A than or e ta sheet F ion for tw	(August 2019) bsolute Maximum Ratings table qual' sign in V <sub>CC</sub> range description at multiple local services and the services of V <sub>CC</sub> TEST CONDITIONS	Page
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets	vision C eation in A than or e ta sheet F ion for two vision B SN6505A	(August 2019) bsolute Maximum Ratings table	Page
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets	vision C eation in A than or e ta sheet F ion for two vision B SN6505A	(August 2019) bsolute Maximum Ratings table	Page
Changes from Revision C (August 2019) to  Added Funtional Safety Bullets	vision C (ation in A) than or e ta sheet F ion for two vision B SN6505A	(August 2019) bsolute Maximum Ratings table	Page6 Page Page6



# **5 Pin Configuration and Functions**




Figure 5-1. DBV Package SOT-23 (6 Pin) Top View

### **Table 5-1. Pin Functions**

	PIN		DESCRIPTION			
NAME	NO.	TYPE	DESCRIPTION			
D1	1	0	Open drain output of the first power MOSFETs. Typically connected to the outer terminals of the center tap transformer. Because large currents flow through these pins, their external traces should be kept short.			
V <sub>CC</sub>	2	Р	This is the device supply pin. It should be bypassed with a 4.7 $\mu$ F or greater, low ESR capacitor. When $V_{CC} \le 2.25$ V, an internal undervoltage lockout circuit trips and turns both outputs off.			
D2	3	0	Open drain output of the second power MOSFETs. Typically connected to the outer terminals of the center tap transformer. Because large currents flow through these pins, their external traces should be kept short.			
GND	4	Р	GND is connected to the source of the power MOSFET switches via an internal sense circuit.  Because large currents flow through it, the GND terminals must be connected to a low-inductance quality ground plane.			
EN	5	ı	The EN pin turns the device on or off. Grounding or leaving this pin floating disables all internal circuitry. If unused this pin should be tied directly to V <sub>CC</sub> .			
CLK	6	I	This pin is used to run the device with external clock. Internally it is pulled down to GND. If valid clock is not detected on this pin, the device shifts automatically to internal clock.			



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. All typical values are at  $T_A = 25$ °C,  $V_{CC} = 5$  V.

		MIN	MAX	UNIT
Supply voltage (2)	Vcc	-0.5	6	V
Voltage	EN, CLK	-0.5	$V_{CC} + 0.5^{(3)}$	V
Output switch voltage	D1, D2		16	V
Peak output switch current	I <sub>(D1)Pk</sub> , I <sub>(D2)Pk</sub>		2.4	Α
Junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature range, T <sub>s</sub>	stg	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods affects device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND) and are peak voltage values.
- (3) Maximum voltage must not exceed 6V. A strongly driven EN or CLK input signal can weakly power the floating V<sub>CC</sub> via an internal protection diode and cause undetermined output.

### 6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 3A	±6000	.,
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1500	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **6.3 Recommended Operating Conditions**

			MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.25		5.5	V
	Outrot with a sum of Drive we side	2.25 V ≤ V <sub>CC</sub> ≤ 2.8 V			0.75	۸
I <sub>D1</sub> , I <sub>D2</sub> Output switch current - Primary side		2.8 V < V <sub>CC</sub> ≤ 5.5 V			1	A
T <sub>A</sub>	Ambient temperature		-40		125	°C

#### 6.4 Thermal Information

		SN6505x-Q1	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	137.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	57.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	13.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.9	°C/W
R <sub>0JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### **6.5 Electrical Characteristics**

over full-range of recommended operating conditions, unless otherwise noted. All typical values are at  $T_A$  = 25°C,  $V_{CC}$  = 5 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE SU	IPPLY				-	
L	Supply Current (2.8 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V) (SN6505A-Q1)	R <sub>L</sub> = 50 Ω		1	1.4	mA
I <sub>(Vcc)</sub>	Supply Current (2.8 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V) (SN6505B-Q1 and SN6505D-Q1)	R <sub>L</sub> = 50 Ω		1.56	2.3	mA
I <sub>IH</sub>	Leakage Current on EN and CLK pin	EN / CLK = V <sub>CC</sub>		10	20	μA
I <sub>DIS</sub>	V <sub>CC</sub> current for EN = 0			0.1		μA
I <sub>LKG(D1)</sub> I <sub>LKG(D2)</sub>	Leakage Current on D1, D2 for EN=0	Voltage of D1, D2 = V <sub>CC</sub>		0.1		μА
V <sub>CC+ (UVLO)</sub>	Positive-going UVLO threshold				2.25	V
V <sub>CC- (UVLO)</sub>	Negative-going UVLO threshold		1.7			V
V <sub>HYS (UVLO1)</sub>	UVLO threshold hysteresis			0.3		V
V <sub>IN(ON)</sub>	EN, CLK pin logic high threshold				0.7	V <sub>CC</sub>
V <sub>IN(OFF)</sub>	EN, CLK pin logic low threshold		0.3			V <sub>CC</sub>
V <sub>IN(HYS)</sub>	EN, CLK pin threshold hysteresis			0.2		V <sub>CC</sub>
CLK					•	
E	D1, D2 average switching Frequency (SN6505A-Q1)	$R_L$ = 50 Ω to $V_{CC}$ ; Refer to Figure 7-3	138	160	203	Khz
F <sub>SW</sub>	D1, D2 average switching Frequency (SN6505B-Q1 and SN6505D-Q1)	$R_L$ = 50 Ω to $V_{CC}$ ; Refer to Figure 7-3.	363	424	517	kHz
_	External clock frequency on CLK pin (SN6505A-Q1)		100		600	kHz
F <sub>(EXT)</sub>	External clock frequency on CLK pin (SN6505B-Q1 and SN6505D-Q1)		100		1600	kHz
OUTPUT STA	GE					
DMM	Average ON time mismatch between D1 and D2	R <sub>L</sub> = 50 Ω		0%		
		V <sub>CC</sub> = 4.5 V, I <sub>D1</sub> , I <sub>D2</sub> = 1 A		0.16	0.25	Ω
R <sub>(ON)</sub>	Output switch on resistance	V <sub>CC</sub> = 2.8 V, I <sub>D1</sub> , I <sub>D2</sub> = 1 A		0.19	0.31	Ω
		V <sub>CC</sub> = 2.25 V, I <sub>D1</sub> , I <sub>D2</sub> = 0.5 A		0.21	0.45	Ω
V <sub>(SLEW)</sub>	Voltage slew rates on D1 and D2 for SN6505A-Q1	$R_L$ = 50 $\Omega$ to $V_{CC}$ ; Refer to Figure 7-3		48		V/µs
I <sub>(SLEW)</sub>	Current slew rates at D1 and D2 for SN6505A-Q1	$R_L = 5 \Omega$ through transformer; Refer to Figure 7-4		11		A/µs
V <sub>(SLEWHF)</sub>	Voltage slew rates on D1 and D2 for SN6505B-Q1 and SN6505D-Q1	$R_L$ = 50 Ω to $V_{CC}$ ; Refer to Figure 7-3		152		V/µs
I <sub>(SLEWHF)</sub>	Current slew rates at D1 and D2 for SN6505B-Q1 and SN6505D-Q1	R <sub>L</sub> = 5 Ω through transformer; Refer to Figure 7-4		41		A/µs
	Current clamp limit (2.8 V < V <sub>CC</sub> ≤ 5.5V )		1.42	1.75	2.15	Α
I <sub>LIM</sub>	Current clamp limit (2.25 V ≤ V <sub>CC</sub> ≤ 2.8 V)		0.65		1.85	Α
THERMAL SH	HUT DOWN		-			
T <sub>SD+</sub>	T <sub>SD</sub> turn on temperature		154	168	181	°C
T <sub>SD-</sub>	T <sub>SD</sub> turn off temperature		135	150	166	°C
T <sub>SD-</sub>	T <sub>SD</sub> hysteresis		13	17		°C
	<u> </u>	l				




# **6.6 Timing Requirements**


			MIN	NOM	MAX	UNIT
CLK						
t <sub>CLKTIMER</sub>	Duration after which device switches t	o internal clock in case of invalid external clock	10		25	μs
OUTPUT S	TAGE					
	Break-before-make time(SN6505A-Q1)	Measured as voltage with R <sub>L</sub> = 50 $\Omega$ to V <sub>CC</sub> , Refer to Figure 7-3		115		ns
t <sub>BBM</sub>	Break-before-make time (SN6505B-Q1 and SN6505D-Q1)	Measured as voltage with R <sub>L</sub> = 50 $\Omega$ to V <sub>CC</sub> , Refer to Figure 7-3		90		ns
SOFT-STA	RT ENABLED (SN6505A-Q1 AND SN6	505B-Q1)			'	
	Soft-start time (SN6505A-Q1)	10% to 90% transition time on $V_{OUT}$ With transformer $C_{LOAD}$ = 40 $\mu F$ $R_L$ = 5 $\Omega$	1	2.2	8	ms
t <sub>SS</sub>	Soft-start time (SN6505B-Q1)	10% to 90% transition time on $V_{OUT}$ With transformer $C_{LOAD}$ = 40 $\mu F$ $R_L$ = 5 $\Omega$	1	4.25	8	ms
t <sub>SSdelay</sub>	Soft-start time delay	From power up to 90% transition time on $V_{OUT}$ With transformer $C_{LOAD}$ = 40 $\mu F$ $R_L$ = 5 $\Omega$	3.5	8.5	18	ms
SOFT-STA	RT DISABLED (SN6505D-Q1)				·	
+	Power up time	From EN=1 to full drive-current available at D1 and D2; $2.25 \text{ V} \leq \text{V}_{\text{CC}} < 3 \text{ V}$		75	160	μs
t <sub>PWRUP</sub>	rower up une	From EN=1 to full drive-current available at D1 and D2; $3 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$		60	100	μs
t <sub>PWRDN</sub>	Power down time	From EN=0 to output MOSFETs off (no current on D1 and D2)		1	5	μs



### 6.7 Typical Characteristics, SN6505A-Q1












### 6.8 Typical Characteristics, SN6505B-Q1 or SN6505D-Q1















Figure 6-23. Output Voltage vs Load Current

Figure 6-24. Efficiency vs Load Current







Figure 6-25. Output Voltage vs Load Current

Figure 6-26. Efficiency vs Load Current







Figure 6-28. Efficiency vs Load Current







### 7 Parameter Measurement Information




Figure 7-1. Measurement Circuit for Unregulated Output (TP1)




Figure 7-2. Timing Diagram





Figure 7-3. Test Circuit for  $F_{SW}$ ,  $V_{(slew)}$ ,  $t_{BBM}$ 





Copyright © 2016, Texas Instruments Incorporated

Figure 7-4.  $I_{(slew)}$  Test Setup




## 8 Detailed Description

#### 8.1 Overview

The SN6505x-Q1 is a transformer driver designed for low-cost, small form-factor, isolated DC/DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.

The output frequency of the oscillator is divided down by two . A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. Before either one of the gates can assume logic high, the BBM logic ensures a short time period during which both signals are low and both transistors are high-impedance. This short period, is required to avoid shorting out both ends of the primary. The resulting output signals, present the gate-drive signals for the output transistors.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Push-Pull Converter

Push-pull converters require transformers with center-taps to transfer power from the primary to the secondary (see Figure 8-1).




Figure 8-1. Switching Cycles of a Push-Pull Converter

When  $Q_1$  conducts,  $V_{IN}$  drives a current through the lower half of the primary to ground, thus creating a negative voltage potential at the lower primary end with regards to the  $V_{IN}$  potential at the center-tap.

At the same time the voltage across the upper half of the primary is such that the upper primary end is positive with regards to the center-tap in order to maintain the previously established current flow through  $Q_2$ , which now has turned high-impedance. The two voltage sources, each of which equaling  $V_{IN}$ , appear in series and cause a voltage potential at the open end of the primary of  $2\times V_{IN}$  with regards to ground.

Per dot convention the same voltage polarities that occur at the primary also occur at the secondary. The positive potential of the upper secondary end therefore forward biases diode  $CR_1$ . The secondary current starting from the upper secondary end flows through  $CR_1$ , charges capacitor C, and returns through the load impedance  $R_L$  back to the center-tap.

When  $Q_2$  conducts,  $Q_1$  goes high-impedance and the voltage polarities at the primary and secondary reverse. Now the lower end of the primary presents the open end with a  $2 \times V_{IN}$  potential against ground. In this case  $CR_2$  is forward biased while  $CR_1$  is reverse biased and current flows from the lower secondary end through  $CR_2$ , charging the capacitor and returning through the load to the center-tap.

#### 8.3.2 Core Magnetization

Figure 8-2 shows the ideal magnetizing curve for a push-pull converter with B as the magnetic flux density and H as the magnetic field strength. When  $Q_1$  conducts the magnetic flux is pushed from A to A', and when  $Q_2$  conducts the flux is pulled back from A' to A. The difference in flux and thus in flux density is proportional to the product of the primary voltage,  $V_P$ , and the time,  $t_{ON}$ , it is applied to the primary:  $B \approx V_P \times t_{ON}$ .




Figure 8-2. Core Magnetization and Self-Regulation Through Positive Temperature Coefficient of R<sub>DS(on)</sub>

This volt-seconds (V-t) product is important as it determines the core magnetization during each switching cycle. If the V-t products of both phases are not identical, an imbalance in flux density swing results with an offset from the origin of the B-H curve. If balance is not restored, the offset increases with each following cycle and the transformer slowly creeps toward the saturation region.



#### 8.4 Device Functional Modes

The functional modes of the device are divided into start-up, operating, and off-mode.

#### 8.4.1 Start-Up Mode

When the supply voltage at  $V_{CC}$  ramps up to 2.25 V , the internal oscillator starts operating . The output stage begins switching but the amplitude of the drain signals at D1 and D2 has not reached its full maximum yet.

#### 8.4.1.1 Soft-Start

SN6505A-Q1 and SN6505B-Q1 devices support soft-start feature. Upon power up or when EN pin transitions from Low to High, the gate drive of the output power-MOSFET is gradually increased over a period of time from 0 V to  $V_{CC}$ . Soft-start prevents high inrush current from  $V_{CC}$  while charging large secondary side decoupling capacitors, and also prevents overshoot in secondary voltage during power-up. For applications that need quick power-up, the SN6505D-Q1, that has soft-start disabled, can be used.

### 8.4.2 Operating Mode

When the device supply has reached its nominal value ±10% the oscillator is fully operating. However variations over supply voltage and operating temperature can vary the switching frequencies at D1 and D2.

#### 8.4.3 Shutdown-Mode

The device has a dedicated enable pin to put the device in very low power mode to save power when not in use. Enable pin has an internal pull down resistor which keeps device disabled when not driven. When disabled or when  $V_{CC}$  is < 1.7 V, both drain outputs, D1 and D2, are tri-stated.

#### 8.4.4 Spread Spectrum Clocking

Radiated emissions is an important concern in high current switching power supplies. SN6505 addresses this by modulating its internal clock in such a way that the emitting energy is spread over multiple frequency bins. This Spread Spectrum clocking feature greatly improves the emissions performance of the entire power supply block and hence relieves the system designer from one major concern in isolated power supply design.

#### 8.4.5 External Clock Mode

The SN6505x-Q1 has a CLK pin which can be used to synchronize the device with system clock and in turn with other SN6505x-Q1 devices so that the system can control the exact switching frequency of the device. The Rising edge of the CLK is used to divide a clock by two and used to drive the gates. Figure 9-2 shows the timing diagram for the same. The device also has external clock fail safe feature which automatically switches the device to the internal clock if a valid input clock is not present for long (t<sub>CLKTIMER</sub>). The in-built emissions reduction scheme of Spread Spectrum clocking is disabled when external clock is present.



### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN6505x-Q1 is a transformer driver designed for low-cost, small form-factor, isolated DC/DC converters using the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.




Figure 9-1. Block Diagram and Output Timing With Break-Before-Make Action

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals, S and  $\overline{S}$ , with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals,  $G_1$  and  $G_2$ , present the gate-drive signals for the output transistors  $Q_1$  and  $Q_2$ . As shown in Figure 9-2, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.




Figure 9-2. Detailed Output Signal Waveforms



### 9.2 Typical Application




Figure 9-3. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1 as design parameters.

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	
Input voltage range	3.3 V ± 3%	
Output voltage	5 V	
Maximum load current	100 mA	

### 9.2.2 Detailed Design Procedure

The following recommendations on components selection focus on the design of an efficient push-pull converter with high current drive capability. Contrary to popular belief, the output voltage of the unregulated converter output drops significantly over a wide range in load current. The characteristic curve in Figure 6-1 and Figure 6-11 for example, shows that the difference between V<sub>OUT</sub> at minimum load and V<sub>OUT</sub> at maximum load exceeds a transceiver's supply range. Therefore, in order to provide a stable, load independent supply while maintaining maximum possible efficiency the implementation of a low dropout regulator (LDO) is strongly advised.

The final converter circuit is shown in Figure 9-8. The measured V <sub>OUT</sub> and efficiency characteristics for the regulated and unregulated outputs are shown in Figure 6-2 and Figure 6-12.

#### 9.2.2.1 Drive Capability

The transformer driver is designed for low-power push-pull converters with input and output voltages in the range of 2.25 V to 5.5 V. While converter designs with higher output voltages are possible, care must be taken that higher turns ratios don't lead to primary currents that exceed the specified current limits of the device.

#### 9.2.2.2 LDO Selection

The minimum requirements for a suitable low dropout regulator are:

- Its current drive capability should slightly exceed the specified load current of the application to prevent the LDO from dropping out of regulation. Therefore, for a load current of 600 mA, choose a 600 mA to 750 mA LDO. While regulators with higher drive capabilities are acceptable, they also usually possess higher dropout voltages that will reduce overall converter efficiency.
- The internal dropout voltage, V<sub>DO</sub>, at the specified load current should be as low as possible to maintain efficiency. For a low-cost 750 mA LDO, a V<sub>DO</sub> of 600 mV at 750 mA is common. Be aware; however, that this lower value is usually specified at room temperature and can increase by a factor of 2 over temperature, which in turn will raise the required minimum input voltage.
- The required minimum input voltage preventing the regulator from dropping out of line regulation is given with:



$$V_{I-min} = V_{DO-max} + V_{O-max}$$
 (1)

This means in order to determine  $V_l$  for worst-case condition, the user must take the maximum values for  $V_{DO}$  and  $V_O$  specified in the LDO data sheet for rated output current (that is, 600 mA) and add them together. Also specify that the output voltage of the push-pull rectifier at the specified load current is equal or higher than  $V_{l\text{-min}}$ . If it is not, the LDO will lose line-regulation and any variations at the input passes straight through to the output. Hence, below  $V_{l\text{-min}}$  the output voltage follows the input and the regulator behaves like a simple conductor.

The maximum regulator input voltage must be higher than the rectifier output under no-load. Under this
condition there is no secondary current reflected back to the primary, thus making the voltage drop across R
DS-on negligible and allowing the entire converter input voltage to drop across the primary. At this point, the
secondary reaches its maximum voltage of

$$V_{S-max} = V_{IN-max} \times n \tag{2}$$

with  $V_{\text{IN-max}}$  as the maximum converter input voltage and n as the transformer turns ratio. Thus to prevent the LDO from damage the maximum regulator input voltage must be higher than  $V_{\text{S-max}}$ . Table 9-2 lists the maximum secondary voltages for various turns ratios commonly applied in push-pull converters.

Table 9-2. Required Maximum LDO Input Voltages for Various Push-Pull Configurations

	PUSH-PULL CONVERTER				
CONFIGURATION	V <sub>IN-max</sub> [V]	TURNS-RATIO	V <sub>S-max</sub> [V]	V <sub>I-max</sub> [V]	
3.3 V <sub>IN</sub> to 3.3 V <sub>OUT</sub>	3.6	1.5 ± 3%	5.6	6 to 10	
3.3 V <sub>IN</sub> to 5 V <sub>OUT</sub>	3.6	2.2 ± 3%	8.2	10	
5 V <sub>IN</sub> to 5 V <sub>OUT</sub>	5.5	1.5 ± 3%	8.5	10	

#### 9.2.2.3 Diode Selection

A rectifier diode should always possess low-forward voltage to provide as much voltage to the converter output as possible. When used in high-frequency switching applications, such as the SN6505x-Q1 however, the diode must also possess a short recovery time. Schottky diodes meet both requirements and are therefore strongly recommended in push-pull converter designs. A good choice for low-volt applications and ambient temperatures of up to 85°C is the low-cost Schottky rectifier MBR0520L with a typical forward voltage of 275 mV at 100-mA forward current. For higher output voltages such as ±10 V and above use the MBR0530 which provides a higher DC blocking voltage of 30 V.

Lab measurements have shown that at temperatures higher than 100°C the leakage currents of the above Schottky diodes increase significantly. This can cause thermal runaway leading to the collapse of the rectifier output voltage. Therefore, for ambient temperatures higher than 85°C use low-leakage Schottky diodes, such as RB168MM-40.




Figure 9-4. Diode Forward Characteristics for MBR0520L




Figure 9-5. Diode Forward Characteristics **MBR0530** 

#### 9.2.2.4 Capacitor Selection

The capacitors in the converter circuit in Figure 9-8 are multi-layer ceramic chip (MLCC) capacitors.

As with all high speed CMOS ICs, the device requires a bypass capacitor in the range of 10 nF to 100 nF.

The input bulk capacitor at the center-tap of the primary supports large currents into the primary during the fast switching transients. For minimum ripple make this capacitor 1  $\mu$ F to 10  $\mu$ F. In a 2-layer PCB design with a dedicated ground plane, place this capacitor close to the primary center-tap to minimize trace inductance. In a 4-layer board design with low-inductance reference planes for ground and  $V_{IN}$ , the capacitor can be placed at the supply entrance of the board. To ensure low-inductance paths use two vias in parallel for each connection to a reference plane or to the primary center-tap.

The bulk capacitor at the rectifier output smooths the output voltage. Make this capacitor 1 µF to 10 µF.

The small capacitor at the regulator input is not necessarily required. However, good analog design practice suggests, using a small value of 47 nF to 100 nF improves the regulator's transient response and noise rejection.

The LDO output capacitor buffers the regulated output for the subsequent isolator and transceiver circuitry. The choice of output capacitor depends on the LDO stability requirements specified in the data sheet. However, in most cases, a low-ESR ceramic capacitor in the range of 4.7  $\mu$ F to 10  $\mu$ F will satisfy these requirements.

#### 9.2.2.5 Transformer Selection

#### 9.2.2.5.1 V-t Product Calculation

To prevent a transformer from saturation its V-t product must be greater than the maximum V-t product applied by the device. The maximum voltage delivered by the device is the nominal converter input plus 10%. The maximum time this voltage is applied to the primary is half the period of the lowest frequency at the specified input voltage. Therefore, the transformer's minimum V-t product is determined through:

$$Vt_{min} \ge V_{IN-max} \times \frac{T_{max}}{2} = \frac{V_{IN-max}}{2 \times f_{min}}$$
(3)

Taking an example of  $f_{min}$  as 138 kHz for SN6505A-Q1 and 363 kHZ for SN6505B-Q1 or SN6505D-Q1 with a 5 V supply, Equation 3 yields the minimum V-t products of:

$$Vt_{min} \ge \frac{5.5 \text{ V}}{2 \text{ x } 138 \text{ kHz}} = 20 \text{ V}\mu\text{s}$$
 for SN6505A-Q1, and

$$Vt_{min} \ge \frac{5.5 \text{ V}}{2 \text{ x } 363 \text{ kHz}} = 7.6 \text{ V}\mu\text{s}$$
 for SN6505B/D-Q1 applications.

Common V-t values for low-power center-tapped transformers range from 22 Vµs to 150 Vµs with typical footprints of 10 mm x 12 mm. However, transformers specifically designed for PCMCIA applications provide as little as 11 Vµs and come with a significantly reduced footprint of 6 mm x 6 mm only.

While Vt-wise all of these transformers can be driven by the device, other important factors such as isolation voltage, transformer wattage, and turns ratio must be considered before making the final decision.

### 9.2.2.5.2 Turns Ratio Estimate

Assume the rectifier diodes and linear regulator has been selected. Also, it has been determined that the transformer chosen must have a V-t product of at least 11 Vµs. However, before searching the manufacturer web sites for a suitable transformer, the user still needs to know its minimum turns ratio that allows the push-pull converter to operate flawlessly over the specified current and temperature range. This minimum transformation ratio is expressed through the ratio of minimum secondary to minimum primary voltage multiplied by a correction factor that takes the transformer's typical efficiency of 97% into account:

(4)



$$V_{P-min} = V_{IN-min} - V_{DS-max}$$
 (5)

 $V_{S-min}$  must be large enough to allow for a maximum voltage drop,  $V_{F-max}$ , across the rectifier diode and still provide sufficient input voltage for the regulator to remain in regulation. From the *Section 9.2.2.2* section, this minimum input voltage is known and by adding  $V_{F-max}$  gives the minimum secondary voltage with:




Figure 9-6. Establishing the Required Minimum Turns Ratio Through N<sub>min</sub> = 1.031 × V<sub>S-min</sub> / V<sub>P-min</sub>

Then calculating the available minimum primary voltage,  $V_{P-min}$ , involves subtracting the maximum possible drain-source voltage of the device,  $V_{DS-max}$ , from the minimum converter input voltage  $V_{IN-min}$ :

$$V_{P-min} = V_{IN-min} - V_{DS-max}$$

$$(7)$$

 $V_{DS-max}$  however, is the product of the maximum  $R_{DS(on)}$  and  $I_D$  values for a given supply specified in the data sheet:

$$V_{DS-max} = R_{DS-max} \times I_{Dmax}$$
 (8)

Then inserting Equation 8 into Equation 7 yields:

$$V_{P-min} = V_{IN-min} - R_{DS-max} \times I_{Dmax}$$
 (9)

and inserting Equation 9 and Equation 6 into Equation 5 provides the minimum turns ration with:

$$n_{min} = 1.031 \times \frac{V_{F-max} + V_{DO-max} + V_{O-max}}{V_{IN-min} - R_{DS-max} \times I_{D-max}}$$

$$(10)$$

#### Example:

For a 3.3  $V_{IN}$  to 5  $V_{OUT}$  converter using the rectifier diode MBR0520L and the 5 V LDO, the data sheet values taken for a load current of 600 mA and a maximum temperature of 85°C are  $V_{F-max}$  = 0.2 V,  $V_{DO-max}$  = 0.5 V, and  $V_{O-max}$  = 5.1 V.

Then assuming that the converter input voltage is taken from a 3.3 V controller supply with a maximum  $\pm 2\%$  accuracy makes  $V_{IN-min}$  = 3.234 V. Finally the maximum values for drain-source resistance and drain current at 3.3 V are taken from the data sheet with  $R_{DS-max}$  = 0.31  $\Omega$  and  $I_{D-max}$  = 1 A.

Inserting the values above into Equation 10 yields a minimum turns ratio of:



$$n_{min} = 1.031 \times \frac{0.2 \text{ V} + 0.5 \text{ V} + 5.1 \text{ V}}{3.234 \text{ V} - 0.31 \Omega \times 1 \text{ A}} = 2.05$$
 (11)

Most commercially available transformers for 3-to-5 V push-pull converters offer turns ratios between 2.0 and 2.3 with a common tolerance of ±3%.



#### 9.2.2.5.3 Recommended Transformers

Depending on the application, use the minimum configuration in Figure 9-7 or standard configuration in Figure 9-8.




Figure 9-7. Unregulated Output for Low-Current Loads With Wide Supply Range




Figure 9-8. Regulated Output for Stable Supplies and High Current Loads

The Wurth Electronics Midcom isolation transformers in Table 9-3 are optimized designs for the device, providing high efficiency and small form factor at low-cost.

The 1:1.1 and 1:1.7 turns-ratios are designed for logic applications with wide supply rails and low load currents. These applications operate without LDO, thus achieving further cost-reduction.



Table 9-3. Recommended Isolation Transformers Optimized for the Device

TURNS RATIO	V × T (Vμs)	ISOLATION (V <sub>RMS</sub> )	DIMENSIONS (mm)	APPLICATION	LDO <sup>(1)</sup>	ORDER NO.	MANUFACTURER
1:1.1 ±2%	7	( - KWO)	(y	3.3 V → 3.3 V, 100mA, SN6505B/D-Q1 Refer to Figure 6-13 and Figure 6-14		760390011	
1:1.1 ±2%				5 V → 5 V, 100mA, SN6505B/D-Q1 Refer to Figure 6-15 and Figure 6-16	No	760390012	
1:1.7 ±2%				3.3 V → 5 V, 100mA, SN6505B/D-Q1 Refer to Figure 6-17 and Figure 6-18		760390013	
1:1.3 ±2%	11		6.73 x 10.05 x 4.19	3.3 V → 3.3 V, 100mA, SN6505B/D-Q1 Refer to Figure 6-19 and Figure 6-20		760390014	
1:1.3 ±2%				5 V → 5 V, 100mA, SN6505B/D-Q1 Refer to Figure 6-21 and Figure 6-22		760390014	
1:2.1 ±2%		2500		3.3 V → 5 V, 100mA, SN6505B/D-Q1 Refer to Figure 6-23 and Figure 6-24	Yes	760390015	
1.23:1 ±2%				5 V → 3.3 V, 100mA, SN6505B/D-Q1		750313710	
1:1.7 ±2%	0.0			3.3 V → 3.3 V, 1A, SN6505B/D-Q1 Refer to Figure 6-25 and Figure 6-26		750316028	
1:2.1 ±2%	8.9			3.3 V → 5 V, 1A, SN6505B/D-Q1 Refer to Figure 6-27 and Figure 6-28	No	750316029 750316030	Wurth Electronics / Midcom
1.3:1 ±2%	10.8		8.3 x 12.6 x 4.1	5 V → 3.3 V, 1A, SN6505B/D-Q1 Refer to Figure 6-29 and Figure 6-30			
1:1.1 ±2%	8.6			3.3 V → 3.3 V , 1A , SN6505B/D-Q1 5 V → 5 V , 1A , SN6505B/D-Q1 Refer to Figure 6-11 and Figure 6-12		750315371	
1:1.1 ±2%				3.3 V → 3.3 V, 100mA, SN6505B/D-Q1		750313734	
1:1.1 ±2%				5 V → 5 V, 100mA, SN6505B/D-Q1		750313734	-
1:1.7 ±2%				3.3 V → 5 V, 100mA, SN6505B/D-Q1	1	750313769	
1:1.3 ±2%	11		9.14 x 12.7 x 7.37	3.3 V → 3.3 V, 100mA, SN6505B/D-Q1 5 V → 5 V, 100mA, SN6505B/D-Q1	Yes	750313638	
1:2.1 ±2%				3.3 V → 5 V, 100mA, SN6505B/D-Q1	1	750313626	
1.3:1 ±2%				5 V → 3.3 V, 100mA , SN6505B/D-Q1	No	750313638	
1:1.75 ±2%	41	5000		3.3 V → 3.3 V, 1A, SN6505A-Q1 Refer to Figure 6-3 and Figure 6-4	Yes	750316031	
1:2 ±2%	41		12.32 x 15.41 x 11.05	3.3 V → 5 V, 1A, SN6505A-Q1 Refer to Figure 6-5 and Figure 6-6		750316032	
1.3:1 ±2%	42			5.0 V → 3.3 V, 1A, SN6505A-Q1 Refer to Figure 6-7 and Figure 6-8	No	750316033	
1:1.1 ±2%	23		12.32 x 15.41 x 11.89	3.3 V → 3.3 V, 1A, SN6505A-Q1 5 V → 5 V, 1A , SN6505A-Q1 Refer to Figure 6-1 and Figure 6-2		750315240	
1:1.3 ±3%	11	5000	10.4 x 12.2 x 6.1	3.3 V $\rightarrow$ 3.3 V, 300mA, SN6505B/D-Q1 5 V $\rightarrow$ 5 V, 300mA , SN6505B/D-Q1	No	HCT-SM-1.3-8-2	Bourns
1:1.5 ±3%	34.4	2500	10 x 12.07 x 5.97	3.3 V → 3.3 V, 1A, SN6505A/B/D-Q1 5 V → 5 V, 1A , SN6505A/B/D-Q1	Yes	DA2303-AL	Coilcraft
1:2.2 ±3%	21.5	2500	10 x 12.07 x 5.97	3.3 V → 5 V, 1A, SN6505A/B/D-Q1	1	DA2304-AL	1

<sup>(1)</sup> For configurations with LDO, a higher voltage than the required output voltage is generated, to allow for LDO drop-out. Figures show the voltage and efficiency at the LDO input.

#### 9.2.3 Application Curves


See the Section 6.7 and Section 6.8 for application curves with transformers optimized for the device, providing high efficiency and small form factor at low-cost.



#### 9.2.4 System Examples

#### 9.2.4.1 Higher Output Voltage Designs

The device can drive push-pull converters that provide high output voltages of up to 30 V, or bipolar outputs of up to ±15 V. Using commercially available center-tapped transformers, with their rather low turns ratios of 0.8 to 5, requires different rectifier topologies to achieve high output voltages. Figure 9-9 to Figure 9-11 show some of these topologies together with their respective open-circuit output voltages.






Figure 9-10. Bridge Rectifier Without Center-Tapped Secondary Performs Voltage Doubling

Figure 9-9. Bridge Rectifier With Center-Tapped Secondary Enables Bipolar Outputs




Figure 9-11. Half-Wave Rectifier Without Centered Ground and Center-Tapped Secondary Performs Voltage Doubling Twice, Hence Quadrupling V<sub>IN</sub>

#### 9.2.4.2 Application Circuits

The following application circuits are shown for a 3.3 V input supply commonly taken from the local, regulated microcontroller supply. For 5 V input voltages requiring different turn ratios refer to the transformer manufacturers and their web sites listed in Table 9-4.

**Table 9-4. Transformer Manufacturers** 

MANUFACTURER	MORE INFORMATION
Coilcraft Inc.	http://www.coilcraft.com
Halo-Electronics Inc.	http://www.haloelectronics.com
Murata Power Solutions	http://www.murata-ps.com
Wurth Electronics Midcom Inc	http://www.midcom-inc.com






Figure 9-12. Isolated CAN Interface



# 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 5 V nominal. This input supply must be regulated within  $\pm 10\%$ . If the input supply is located more than a few inches from the device, a 0.1  $\mu$ F by-pass capacitor should be connected as close as possible to the device  $V_{CC}$  pin and a 10  $\mu$ F capacitor should be connected close to the transformer center-tap pin.



### 11 Layout

### 11.1 Layout Guidelines

- The V<sub>IN</sub> pin must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1 μF to 10 μF. The capacitor must have a voltage rating of 10 V minimum and a X5R or X7R dielectric.
- The optimum placement is closest to the V<sub>IN</sub> and GND pins at the board entrance to minimize the loop area formed by the bypass-capacitor connection, the V<sub>IN</sub> terminal, and the GND pin. See Figure 11-1 for a PCB layout example.
- The connections between the device D1 and D2 pins and the transformer primary endings, and the
  connection of the device V<sub>CC</sub> pin and the transformer center-tap must be as close as possible for minimum
  trace inductance.
- The connection of the device V<sub>CC</sub> pin and the transformer center-tap must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1μF to 10 μF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.
- The device GND pins must be tied to the PCB ground plane using two vias for minimum inductance.
- The ground connections of the capacitors and the ground plane should use two vias for minimum inductance.
- The rectifier diodes should be Schottky diodes with low forward voltage in the 10 mA to 100 mA current range to maximize efficiency.
- The V<sub>OUT</sub> pin must be buffered to ISO-Ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1μF to 10 μF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.

### 11.2 Layout Example




Figure 11-1. Layout Example of a 2-Layer Board



### 12 Device and Documentation Support

### 12.1 Device Support

### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation see the following:

- · Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary
- Texas Instruments, How to Isolate Signal and Power in Isolated CAN Systems TI TechNote
- Texas Instruments, Small Form-Factor Reinforced Isolated IGBT Gate Drive Reference Design for 3-Phase Inverter TI Design

#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN6505A-Q1	Click here	Click here	Click here	Click here	Click here
SN6505B-Q1	Click here	Click here	Click here	Click here	Click here
SN6505D-Q1	Click here	Click here	Click here	Click here	Click here

### 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.5 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.6 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



### 12.8 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-Jun-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	_	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN6505AQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	65AQ	Samples
SN6505AQDBVTQ1	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	65AQ	Samples
SN6505BQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	65BQ	Samples
SN6505BQDBVTQ1	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	65BQ	Samples
SN6505DQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	65DQ	Samples
SN6505DQDBVTQ1	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	65DQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Jun-2023

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN6505A-Q1, SN6505B-Q1:

Catalog: SN6505A, SN6505B

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com 19-Oct-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN6505AQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN6505AQDBVTQ1	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN6505BQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN6505BQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN6505BQDBVTQ1	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN6505DQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN6505DQDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN6505DQDBVTQ1	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 19-Oct-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN6505AQDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
SN6505AQDBVTQ1	SOT-23	DBV	6	250	210.0	185.0	35.0
SN6505BQDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
SN6505BQDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
SN6505BQDBVTQ1	SOT-23	DBV	6	250	210.0	185.0	35.0
SN6505DQDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
SN6505DQDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
SN6505DQDBVTQ1	SOT-23	DBV	6	250	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated