

SN65HVD178x-Q1 Fault-Protected RS-485 Transceivers With 3.3V to 5V Operation

1 Features

- Qualified for automotive applications
- AEC-Q100 Qualified with the following results
 - Device temperature grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD classification level H2
 - Device CDM ESG classification level C3B
- Bus-pin fault protection to:
 - > ±70V ('HVD1780-Q1, 'HVD1781-Q1)
 - > ±30V ('HVD1782-Q1)
- Operation with 3.3V to 5V supply range
- ±16kV HBM protection on bus pins
- Reduced unit load for up to 320 nodes
- Failsafe receiver for open-circuit, short-circuit and idle-bus conditions
- Low power consumption
 - Low standby supply current, 1µA maximum
 - I_{CC} 4mA Quiescent during operation
- Pin-compatible with industry-standard SN75176
- Signaling rates of 115kbps, 1Mbps, and up to 10Mbps

2 Applications

Automotive data links

3 Description

These devices are designed to survive overvoltage faults such as direct shorts to power supplies, miswiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to the humanbody-model specification.


These devices combine a differential driver and a differential receiver, which operate from a single power supply. In the 'HVD1782, the driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. This port features a wide common-mode voltage range, making the devices suitable for multipoint applications over long cable runs. These devices are characterized from -40°C to 125°C. These devices are pincompatible with the industry-standard SN75176 transceiver, making them drop-in upgrades in most systems.

These devices are fully compliant with ANSI TIA/EIA 485A with a 5V supply and can operate with a 3.3V supply with reduced driver output voltage for lowpower applications. For applications where operation is required over an extended common-mode voltage range, see the SN65HVD1785 (SLLS872) data sheet.

Device Information

PART NUMBER	SIGNALING RATE(1)	NUMBER OF NODES
SN65HVD1780-Q1	Up to 115kbps	Up to 320
SN65HVD1781-Q1	Up to 1Mbps	Up to 320
SN65HVD1782-Q1	Up to 10Mbps	Up to 64

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



Table of Contents

1 Features1	7.3 Feature Description	.13
2 Applications 1	7.4 Device Functional Modes	.14
3 Description1	8 Application and Implementation	16
4 Pin Configuration and Functions3	8.1 Application Information	16
5 Specifications4	8.2 Typical Application	16
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations	
5.2 ESD Ratings—AEC4	8.4 Layout	20
5.3 ESD Ratings—IEC4	9 Device and Documentation Support	
5.4 Recommended Operating Conditions4	9.1 Device Support	21
5.5 Thermal Information5	9.2 Documentation Support	21
5.6 Electrical Characteristics5	9.3 Receiving Notification of Documentation Updates	21
5.7 Power Dissipation Ratings6	9.4 Support Resources	21
5.8 Switching Characteristics7	9.5 Trademarks	21
5.9 Package Dissipation Ratings7	9.6 Electrostatic Discharge Caution	21
5.10 Typical Characteristics8	9.7 Glossary	21
6 Parameter Measurement Information9	10 Revision History	
7 Detailed Description13	11 Mechanical, Packaging, and Orderable	
7.1 Overview13	Information	22
7.2 Functional Block Diagram13		



4 Pin Configuration and Functions




Figure 4-1. D Package, 8-Pin SOIC (Top View)

Table 4-1. Pin Functions

	PIN	TYPE	DESCRIPTION		
NAME	NO	ITPE	DESCRIPTION		
A	6	Bus I/O	Driver output or receiver input (complementary to B)		
В	7	Bus I/O	Driver output or receiver input (complementary to A)		
D	4	Digital input	Driver data input		
DE	3	Digital input	Driver enable, active high		
GND	5	Reference potential	Local device ground		
R	1	Digital output	Receive data output		
RE	2	Digital input	Receiver enable, active low		
V _{CC}	8	Supply	3.15V to 5.5V supply		



5 Specifications

5.1 Absolute Maximum Ratings

See Note (1).

				MIN	MAX	UNIT
V _{CC}	Supply voltage			-0.5	7	V
	Voltage range at bus pins	'HVD1780-Q1, 'HVD1781-Q1	A, B pins	-70	70	V
		'HVD1782-Q1	A, B pins	-70	30	
	Input voltage range at any logic pin			-0.3	V _{CC} + 0.3	V
	Transient overvoltage pulse through 10	00 Ω per TIA-485		-70	70	V
	Receiver output current			-24	24	mA
	Continuous total power dissipation			See Power Diss	sipation Ratings	
TJ	Junction temperature				170	°C
T _{stg}	Storage temperature			-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings—AEC

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	Bus terminals and GND	±16000	
.,	Electrostatic	Human-body model (HBIM), per AEC Q100-002	All pins	±4000	\ \ \ \ \ \
V _(ESD)	discharge	Charged-device model (CDM), per AEC Q100-011		±2000	V
		Machine Model (MM), AEC-Q100-003		nd GND ±16000 ±4000	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 ESD Ratings—IEC

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per IEC 60749-26	Bus terminals and GND	±16000	V

5.4 Recommended Operating Conditions

	_		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3.15	5	5.5	V
VI	Input voltage at any bus terminal (separately or co	mmon mode) ⁽¹⁾	-7		12	V
V _{IH}	High-level input voltage (driver, driver enable, and	receiver enable inputs)	2		V _{CC}	V
V _{IL}	Low-level input voltage (driver, driver enable, and i	receiver enable inputs)	0		0.8	V
V _{ID}	Differential input voltage		-12		12	V
	Output current, driver		3.15 5 5.5 -7 12 2 V _{CC} 0 0.8	mA		
I _O	Output current, receiver		-8		8	mA
R _L	Differential load resistance		54	60		Ω
CL	Differential load capacitance			50		pF
		SN65HVD1780-Q1			0.115	
1/t _{UI}	Signaling rate	SN65HVD1781-Q1			1	Mbps
		SN65HVD1782-Q1			0.8 12 60 8 60 0.115 1 10 105 125	
_	Operating free-air temperature (See the <i>Thermal</i>	5V supply	-40		105	°C
T _A	Information table)	3.3V supply	-40		125	C
TJ	Junction Temperature		-40		150	°C

⁽¹⁾ By convention, the least positive (most negative) limit is designated as minimum in this data sheet.



5.5 Thermal Information

	THERMAL METRIC	SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782-Q1	UNIT	
			D (SOIC)	
		8 PINS		
D	Junction-to-ambient thermal resistance	JEDEC high-K model	138	°C/W
$R_{\theta JA}$		JEDIC low-K model	242	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		61	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		62	°C/W
ΨЈТ	Junction-to-top characterization parameter		3.8	°C/W
ΨЈВ	Ψ _{JB} Junction-to-board characterization parameter		38.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.6 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
		$R_L = 60 \Omega$, 4.75 V ≤ V_{CC} 375 Ω		T _A < 85°C	1.5			
		on each output to -7 V to 12 V, S 6-1	on each output to –7 V to 12 V, SeeFigure 6-1		1.4			
V _{OD}		$R_L = 54 \Omega$,		T _A < 85°C	1.7	2		
	Driver differential output voltage magnitude	$4.75 \text{ V} \le \text{V}_{CC} \le 5.25 \text{ V}$		T _A < 125°C	1.5			V
		$R_L = 54 \Omega$, 3.15 V \leq V _{CC} \leq 3.45 V			0.8	1		
		R _L = 100 Ω,		T _A < 85°C	2.2	2.5		
		4.75 V ≤ V _{CC} ≤ 5.25 V		T _A < 125°C	2			
Δ V _{OD}	Change in magnitude of driver differential output voltage	R _L = 54 Ω			-50	0	50	mV
V _{OC(SS)}	Steady-state common-mode output voltage				1	V _{CC} /2	3	V
ΔV _{OC}	Change in differential driver output common- mode voltage				-50	0	50	mV
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage	Center of two 27-Ω load resistors, See Figure 6-2				500		mV
C _{OD}	Differential output capacitance					23		pF
V _{IT+}	Positive-going receiver differential input voltage threshold					-100	-35	mV
V_{IT-}	Negative-going receiver differential input voltage threshold				-180	-150		mV
V _{HYS}	Receiver differential input voltage threshold hysteresis $(V_{IT+} - V_{IT-})^{(1)}$				30	50		mV
V _{OH}	Receiver high-level output voltage	I _{OH} = -8 mA			2.4 \	$I_{CC} - 0.3$		V
V _{OL}	Receiver low-level output voltage	I _{OL} = 8 mA	₄ < 85°C			0.2	0.4	V
▼ OL	1.0001701 10W-level output voltage	T _A	T _A < 125°C				0.5	v
I _{I(LOGIC)}	Driver input, driver enable, and receiver enable input current				-50		50	μΑ
l _{OZ}	Receiver output high-impedance current	$V_O = 0 \text{ V or } V_{CC}, \overline{RE} \text{ at } V_{CC}$			-1		1	μA
los	Driver short-circuit output current				-200		200	mA

5.6 Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST COM	IDITIONS		MIN	TYP	MAX	UNIT
		l l	V _I = 12 V	HVD1780-Q1, HVD1781-Q1		75	100	
	Bus input current (disabled driver)	V _{CC} = 3.15 to 5.5 V or		HVD1782-Q1	·	400	500	
I(BUS)	Bus input current (disabled driver)	V _{CC} = 0 V, DE at 0 V	V _I = -7 V	HVD1780-Q1, HVD1781-Q1	-60	-40		μA
				HVD1782-Q1	-400	-300		
		Driver and receiver enabled	DE = V _{CC} , F no load	RE = GND,		4	6	
		Driver enabled, receiver disabled	DE = V _{CC} , RE = V _{CC} , no load			3	5	mA
lee	Supply current (quiescent)	Driver disabled, receiver enabled	DE = GND, RE = GND, no load			2	4	
	cappy canonic (quicked)	Driver and receiver disabled,	DE = GND, RE = V _{CC} , r 85°C	D = open, no load, T _A <		0.15	1	
		standby mode	DE = GND, RE = V _{CC} , r 125°C	D = open, no load, T _A <			12	μА
	Supply current (dynamic)	See the Typical Characteristic	s section					

(1) Specified by design. Not production tested.

5.7 Power Dissipation Ratings

PARAMETER	TEST CONDITIONS	VALUE	UNIT
	V_{CC} = 3.6 V, T_J = 150°C, R_L = 300 Ω , C_L = 50 pF (driver), C_L = 15 pF (receiver) 3.3-V supply, unterminated ⁽¹⁾	75	
P _D Power dissipation	V_{CC} = 3.6 V, T_J = 150°C, R_L = 100 Ω , C_L = 50 pF (driver), C_L = 15 pF (receiver) 3.3-V supply, RS-422 load ⁽¹⁾	95	
	V_{CC} = 3.6 V, T_J = 150°C, R_L = 54 Ω , C_L = 50 pF (driver), C_L = 15 pF (receiver) 3.3-V supply, RS-485 load ⁽¹⁾	115	mW
	V_{CC} = 5.5 V, T_J = 150°C, R_L = 300 Ω , C_L = 50 pF (driver), C_L = 15 pF (receiver) 5-V supply, unterminated ⁽¹⁾	290	IIIVV
	V_{CC} = 5.5 V, T_J = 150°C, R_L = 100 Ω , C_L = 50 pF (driver), C_L = 15 pF (receiver) 5-V supply, RS-422 load ⁽¹⁾	320	
	V_{CC} = 5.5 V, T_J = 150°C, R_L = 54 Ω, C_L = 50 pF (driver), C_L = 15 pF (receiver) 5-V supply, RS-485 load ⁽¹⁾	400	
T _{SD} Thermal-shutdown junction temperature		170	°C

(1) Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: 1 Mbps.



5.8 Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
DRIVER (SN6	5HVD1780)						
		$R_L = 54 \Omega$,	3.15 V < V _{CC} < 3.45 V	0.4	1.4	1.8	μs
t _r , t _f	Driver differential output rise/fall time	C _L = 50 pF, See Figure 6-3	3.15 V < V _{CC} < 5.5 V	0.4	1.7	2.6	μs
t _{PHL} , t _{PLH}	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 pl$	F, See Figure 6-3		8.0	2	μs
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}	$R_L = 54 \Omega, C_L = 50 pl$	F, See Figure 6-3		20	250	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 6-4 and F	igure 6-5		0.1	5	μs
	Deixan anabla tima	Receiver enabled	See Figure 6-4 and Figure		0.2	3	
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled	6-5		3	12	μs
DRIVER (SN6	5HVD1781)	1					
t _r , t _f	Driver differential output rise/fall time	$R_L = 54 \Omega, C_L = 50 p$	F, See Figure 6-3	50		300	ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 p$	F, See Figure 6-3			200	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}	$R_L = 54 \ \Omega, \ C_L = 50 \ pc$	F, See Figure 6-3			25	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 6-4 and F	igure 6-5			3	μs
	Deixan anabla tima	Receiver enabled	See Figure 6-4 and Figure			300	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled				10	μs
DRIVER (SN6	5HVD1782)						
	Duit differential	R _L = 54 Ω,	All V _{CC} and Temp			50	
t _r , t _f	Driver differential output rise/fall time	C _L = 50 pF	V _{CC} > 4.5V and T < 105°C	16			ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 p$	F, See Figure 6-3			55	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} - t _{PLH}	$R_L = 54 \Omega, C_L = 50 pl$	F, See Figure 6-3			10	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 6-4 and F	igure 6-5			3	μs
	D: U.S.	Receiver enabled	See Figure 6-4 and Figure			300	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled	6-5			9	μs
RECEIVER (A	LL DEVICES UNLESS OTHERWISE NOTED)				-	
t _r , t _f	Receiver output rise/fall time (1)	C _L = 15 pF, See Figure 6-6	All devices		4	15	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	C _L = 15 pF,	HVD1780-Q1, HVD1781-Q1	,	100	200	ns
		See Figure 6-6	HVD1782-Q1	-		80	
t _{SK(P)}	Receiver output pulse skew,	C _L = 15 pF, See Figure 6-6	HVD1780-Q1, HVD1781-Q1		6	20	ns
. ,	t _{PHL} - t _{PLH}	See Figure 0-0	HVD1782-Q1		,	5	
t _{PLZ} , t _{PHZ}	Receiver disable time (1)	Driver enabled, See	Figure 6-7		15	100	ns
t _{PZL(1)} , t _{PZH(1)}	Receiver enable time	Driver enabled, See	Driver enabled, See Figure 6-7		80	300	ns
$t_{PZL(2)}$, $t_{PZH(2)}$	Veceivei eliable fillie	Driver disabled, See	Figure 6-8		3	9	μs

(1) Specified by design. Not production tested.


5.9 Package Dissipation Ratings

PACKAGE ⁽¹⁾	JEDEC THERMAL MODEL	T _A < 25°C RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C RATING	T _A = 105°C RATING	T _A = 125°C RATING (3.3 V ONLY)	
SOIC (D) 8-pin	High-K	905 mW	7.25 mW/°C	470 mW	325 mW	180 mW	
3010 (b) 6-pill	Low-K	516 mW	4.1 mW/°C	268 mW	186 mW	103 mW	

⁽¹⁾ For the most current package and ordering information, see the *Mechanical, Packaging, and Orderable Information* section, or see the TI website at www.ti.com.



5.10 Typical Characteristics





6 Parameter Measurement Information

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 ns, output impedance 50 Ω .




Figure 6-1. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 6-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load






Figure 6-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 6-4. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load






Copyright © 2016, Texas Instruments Incorporated

D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 6-5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load






Figure 6-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays






Figure 6-7. Measurement of Receiver Enable and Disable Times With Driver Enabled






Figure 6-8. SN65HVD1781 Measurement of Receiver Enable Times With Driver Disabled




7 Detailed Description

7.1 Overview

The SN65HVD1780-Q1, SN65HVD1781-Q1, and SN65HVD1782-Q1 devices are half-duplex RS-485 transceivers available in three speed grades suitable for data transmission up to 115kbps, 1Mbps, and 10Mbps.

These devices feature a wide common-mode operating range and bus-pin fault protection up to ±70V. Each device has an active-high driver enable and active-low receiver enable. A standby current of less than 1µA can be achieved by disabling both driver and receiver.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

Internal ESD protection circuits protect the transceiver bus terminals against ±16kV Human Body Model (HBM) electrostatic discharges.

Device operation is specified over a wide temperature range from -40°C to 125°C.

7.3.1 Bus Fault Conditions

The SN65HVD178x-Q1 family of RS-485 transceivers is designed to survive bus pin faults up to ±70V. The SN65HVD1782-Q1 device will not survive a bus pin fault with a direct short to voltages above 30V when all of the following occurs:

- · The device is powered on
- The driver is enabled (DE = HIGH), and one of the following is true
 - D = HIGH AND the bus fault is applied to the A pin
 - D = LOW AND the bus fault is applied to the B pin

Under other conditions, the device survives shorts to bus pin faults up to ±70V. Table 7-1 summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.

POWER DE **RESULTS** $-70V < V_A < 70V$ **OFF** Χ Χ $-70V < V_B < 70V$ Device survives ON LO Χ $-70V < V_A < 70V$ $-70V < V_B < 70V$ Device survives ON $-70V < V_A < 70V$ $-70V < V_B < 30V$ ΗΙ L Device survives ON ΗΙ L $-70V < V_A < 70V$ 30V < V_B Damage may occur $-70 \text{ V} < \text{V}_{\text{B}} < 30 \text{V}$ ON ΗΙ Н $-70V < V_A < 30V$ Device survives $-70V < V_B < 30V$ ON $30V < V_{A}$ Damage may occur

Table 7-1. Bus Fault Conditions for the HVD1782

7.3.2 Receiver Failsafe

The SN65HVD178x-Q1 family of half-duplex transceivers provides internal biasing of the receiver input thresholds in combination with large input-threshold hysteresis. At a positive input threshold of $V_{IT+} = -35 \text{mV}$ and an input hysteresis of $V_{HYS} = 30 \text{mV}$, the receiver output remains logic high under bus-idle, bus-short, or open bus conditions in the presence of up to 130mV_{PP} differential noise without the need for external failsafe biasing resistors.

7.3.3 Hot-Plugging

These devices are designed to operate in *hot swap* or *hot-pluggable* applications. Key features for hot-pluggable applications are power-up and power-down glitch free operation, default disabled input and output pins, and receiver failsafe.

As shown in the *Functional Block Diagram*, an internal power-on reset circuit keeps the driver outputs in a high impedance state until the supply voltage has reached a level at which the device will reliably operate. This circuit makes sure no problems occur on the bus pin outputs as the power supply turns on or off.

As shown in *Device Functional Modes*, the driver and receiver enable inputs (DE and \overline{RE}) are disabled by default. This default makes sure the device neither drives the bus nor reports data on the R pin until the associated controller actively drivers the enable pins.

7.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

Table 7-2. Driver Function Table

INPUT	ENABLE	OUTP	UTS	DRIVER STATE
D	DE	Α	В	
Н	Н	Н	L	Actively drive bus High
L	Н	L	Н	Actively drive bus Low
Х	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus High by default



When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

Table 7-3. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	RECEIVER STATE
$V_{ID} = V_A - V_B$	RE	R	RECEIVER STATE
$V_{ID} > V_{IT+}$	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V _{ID} < V _{IT}	L	L	Receive valid bus Low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN65HVD178x-Q1 family of devices is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.




Figure 8-1. Half-Duplex Transceiver Configurations

Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic, whether the driver is transmitting data or not.

Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver when the direction-control line is low.

Additionally, only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.






Figure 8-2. Typical RS-485 Network With Half-Duplex Transceivers

8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10kbps and 100kbps, some applications require data rates up to 250kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




Figure 8-3. Cable Length vs Data Rate Characteristic

8.2.1.2 Bus Loading


The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL). Where 1 unit load represents a load impedance of approximately $12k\Omega$. Because the SN65HVD7x-Q1 family of devices consists of 1/10 UL transceivers, connecting up to 320 receivers to the bus is possible.

8.2.2 Detailed Design Procedure

Although the SN65HVD178x-Q1 family of devices is internally protected against human-body-model ESD strikes up to 16kV, additional protection against higher-energy transients can be provided at the application level by implementing external protection devices.

Figure 8-4 shows a protection circuit intended to withstand 8kV IEC ESD (per IEC 61000-4-2) as well as 4kV EFT (per IEC 61000-4-4).





Copyright © 2016, Texas Instruments Incorporated

Figure 8-4. RS-485 Transceiver with External Transient Protection

DEVICE FUNCTION MANUFACTURER(1) **ORDER NUMBER XCVR** RS-485 Transceiver SN65HVD178x-Q1 ΤI 10Ω, Pulse-Proof Thick-Film R1, R2 CRCW0603010RJNEAHP Vishay Resistor Bidirectional 600W Transient **TVS** SMBJ43CA Littlefuse Suppressor

Table 8-1. Bill of Materials

1) See Third-Party Products Disclaimer.

8.2.2.1 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

$$L_{\text{stub}} \le 0.1 \times t_{\text{r}} \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3 × 10⁸ m/s)
- v is the signal velocity of the cable or trace as a factor of c

8.2.2.2 Receiver Failsafe

The differential receivers of the SN65HVD178x-Q1 family have receiver input thresholds that are offset, so the receiver output state is known for the following three fault conditions:

- · Open bus conditions, such as a disconnected connector
- · Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic High state, so the output of the receiver is not indeterminate.



Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than 200mV, and must output a Low when V_{ID} is more negative than -200mV. The receiver parameters which determine the failsafe performance are $V_{IT(+)}$, $V_{IT(-)}$, and V_{HYS} (the separation between $V_{IT(+)}$ and $V_{IT(-)}$). As shown in the *Electrical Characteristics* table, differential signals more negative than -200mV always cause a Low receiver output, and differential signals more positive than 200mV always cause a High receiver output.

When the differential input signal is close to zero, the signal is still above the maximum $V_{IT(+)}$ threshold of -35 mV, and the receiver output is High. Only when the differential input is more than V_{HYS} below $V_{IT(+)}$ does the receiver output transition to a Low state. Therefore, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value, V_{HYS} , as well as the value of $V_{IT(+)}$.




Figure 8-5. Noise Immunity Under Bus Fault Conditions

8.2.3 Application Curve




Figure 8-6. SN65HVD1781-Q1 PRBS Data Pattern

8.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be buffered with a 100nF ceramic capacitor located as close to the supply pins as possible. The device is a linear voltage regulator suitable for the 5V supply.

8.4 Layout

8.4.1 Layout Guidelines

On-chip IEC-ESD protection is good for laboratory and portable equipment but often insufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices.

Because ESD and EFT transients have a wide frequency bandwidth from approximately 3MHz to 3GHz, high-frequency layout techniques must be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
- 2. Use V_{CC} and ground planes to provide low-inductance. High-frequency currents follow the path of least inductance and not the path of least impedance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100nF to 220nF bypass capacitors as close as possible to the V_{CC} pins of the transceiver, UART, or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via inductance.
- 6. Use $1k\Omega$ to $10k\Omega$ pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- 7. While pure TVS protection is sufficient for surge transients up to 1kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1mA.

8.4.2 Layout Example




Figure 8-7. Half-Duplex Layout Example



9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- RS-485 Half-Duplex Evaluation Module
- SN65HVD17xx Fault-Protected RS-485 Transceivers With Extended Common-Mode Range
- TPS7A6xxx-Q1 300-mA 40-V Low-Dropout Regulator With 25-μA Quiescent Current

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision D (July 2017) to Revision E (October 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed the Storage temperature MIN value from −44°C to −55°C in the <i>Absolute Maximum Ratings</i> .	4
<u></u>	common from Bouleian C (April 2010) to Bouleian B (huly 2017)	Dawa
C	nanges from Revision C (April 2016) to Revision D (July 2017)	Page
•	Changed the differential input to receive a valid bus high from $V_{ID} < V_{IT+}$ to $V_{ID} > V_{IT+}$ in the <i>Receiver</i>	4.4
	Function Table	
	Changed the Half-Duplex Layout Example	
•	Changed the Electrostatic Discharge Caution statement	
_	Changed the Liethostalic Discharge Caulion statement	
CI	nanges from Revision B (January 2016) to Revision C (April 2016)	Page
•	Changed the signaling rate for SN65HVD1780-Q1 from 115 to 0.115 Bin the Recommended Operating	
	Conditions table	
_		_
CI	nanges from Revision A (August 2015) to Revision B (January 2016)	Page
•	Changed HBM and CDM back to the AEC specification and split the IEC specification into a separate to Added the SN65HVD1780-Q1 and SN65HVD1782-Q1 devices to the <i>Thermal Information</i> table	
_		
CI	nanges from Revision * (September 2010) to Revision A (August 2015)	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Devic Functional Modes, Application and Implementation section, Power Supply Recommendations section, section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information Support section	Layout nation
•	Added new ListItem in Features, second one with sub list items	

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 25-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD1780QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1780Q	Samples
SN65HVD1781QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1781Q	Samples
SN65HVD1782QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1782Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 25-Jul-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD1780-Q1, SN65HVD1781-Q1, SN65HVD1782-Q1:

• Catalog : SN65HVD1780, SN65HVD1781, SN65HVD1782

NOTE: Qualified Version Definitions:

Catalog - Tl's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1780QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1781QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1782QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1780QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD1781QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD1782QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated