





SN54AHCT244, SN74AHCT244 SCLS2280 – OCTOBER 1995 – REVISED JULY 2024

SNx4AHCT244 Octal Buffers/Drivers With 3-State Outputs

1 Features

TEXAS

INSTRUMENTS

- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250mA
 Per JESD 17
- On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2 Applications

- Network Switches
- Power Infrastructures
- PCs and Notebooks
- Wearable Health and Fitness Devices
- Tests and Measurements




These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

| Device | Information |
|--------|-------------|
| DCVICC | mormation |

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ | BODY SIZE ⁽³⁾ | | | | | | |
|--------------|------------------------|-----------------------------|--------------------------|--|--|--|--|--|--|
| | N (PDIP, 20) | 24.33mm x 9.4mm | 25.40mm x 6.35mm | | | | | | |
| | DW (SOIC, 20) | 12.80mm × 10.3mm | 12.8mm x 7.5mm | | | | | | |
| | NS (SOP, 20) | 12.60mm x 7.8mm | 12.6mm x 5.30mm | | | | | | |
| SNx4AHCT244 | DB (SSOP, 20) | 7.2mm × 7.8mm | 7.50mm x 5.30mm | | | | | | |
| SINX4ARC1244 | DGV (TVSOP, 20) | 5.00mm x 6.4mm | 5.00mm x 4.40mm | | | | | | |
| | PW (TSSOP, 20) | 6.50mm × 6.4mm | 6.50mm x 4.40mm | | | | | | |
| | J (CDIP, 20) | 24.2mm x 7.62mm | 24.2mm x 6.92mm | | | | | | |
| | W (CFP, 20) | 13.09mm x 8.13mm | 13.09mm x 6.92mm | | | | | | |

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Simplified Schematic








Table of Contents

| 1 Features | 1 |
|--------------------------------------|----------------|
| 2 Applications | 1 |
| 3 Description | 1 |
| 4 Pin Configuration and Functions | 3 |
| 5 Specifications | 4 |
| 5.1 Absolute Maximum Ratings | 4 |
| 5.2 ESD Ratings | 4 |
| 5.3 Recommended Operating Conditions | 4 |
| 5.4 Thermal Information | 5 |
| 5.5 Electrical Characteristics | 5 |
| 5.6 Switching Characteristics | 5 |
| 5.7 Noise Characteristics | <mark>6</mark> |
| 5.8 Operating Characteristics | 6 |
| 5.9 Typical Characteristics | <mark>6</mark> |
| 6 Parameter Measurement Information | 7 |
| 7 Detailed Description | <mark>8</mark> |
| 7.1 Overview | 8 |
| | |

| 7.2 Functional Block Diagram | 8 |
|--|----|
| 7.3 Feature Description | |
| 7.4 Device Functional Modes | |
| 8 Application and Implementation | 9 |
| 8.1 Application Information | 9 |
| 8.2 Power Supply Recommendations | 10 |
| 8.3 Layout | 10 |
| 9 Device and Documentation Support | |
| 9.1 Documentation Support | 12 |
| 9.2 Receiving Notification of Documentation Updates. | 12 |
| 9.3 Support Resources | 12 |
| 9.4 Trademarks | 12 |
| 9.5 Electrostatic Discharge Caution | 12 |
| 9.6 Glossary | 12 |
| 10 Revision History | |
| 11 Mechanical, Packaging, and Orderable | |
| Information | 13 |
| | |



4 Pin Configuration and Functions

| 10E | ¹ 0 | 20 | |
|-------|----------------|----|--------------|
| 1A1 🗖 | 2 | 19 | 2 <u>0</u> E |
| 2Y4 🗔 | 3 | 18 | 1Y1 🗆 |
| 1A2 🖵 | 4 | 17 | 🗆 2A4 |
| 2Y3 🗖 | 5 | 16 | 1Y2 |
| 1A3 🗖 | 6 | 15 | 💷 2A3 |
| 2Y2 🗖 | 7 | 14 | 1Y3 |
| 1A4 🗖 | 8 | 13 | 2A2 |
| 2Y1 🗖 | 9 | 12 | 1Y4 |
| GND 🗖 | 10 | 11 | 2A1 |

| | | 2Y4 | 1A1 | 10E | Vcc | 20E | |
|------------|------------|--------|---------|---------|----------|----------|-----|
| | 0 | Ц 3 | 2 | Ц 1 | 11 20 | LJ 19 | |
| 1A2 | <u>1</u> 4 | | | | | 18 🖂 | 1Y1 |
| 2Y3 | 5 | | | | | 17 🖂 | 2A4 |
| 1A3 | 6 | | | | | 16 🖂 | 1Y2 |
| 2Y2 1A4 | b7 | | | | | 15 🖂 | 2A3 |
| 1A4 | 58 | | | | | 14 E | 1Y3 |
| | | 9 | 10 П | 11 П | 12 П | 13 П | |
| | | 2Y1 | GND | 2A1 | 1Y4 | 2A2 | |

Figure 4-1. SN54AHCT244 J or W Package; SN74AHCT244 DB, DGV, DW, N, NS, or PW Package (Top View) Figure 4-2. SN54AHCT244 FK Package (Top View)

| | PIN | | DECODIDION |
|-----|------|-------|-----------------|
| NO. | NAME | — I/O | DESCRIPTION |
| 1 | 1 OE | I | Output Enable 1 |
| 2 | 1A1 | I | Input 1A1 |
| 3 | 2Y4 | 0 | Output 2Y4 |
| 4 | 1A2 | I | Input 1A2 |
| 5 | 2Y3 | 0 | Output 2Y3 |
| 6 | 1A3 | I | Input 1A3 |
| 7 | 2Y2 | 0 | Output 2Y2 |
| 8 | 1A4 | I | Input 1A4 |
| 9 | 2Y1 | 0 | Output 2Y1 |
| 10 | GND | - | Ground Pin |
| 11 | 2A1 | I | Input 2A1 |
| 12 | 1Y4 | 0 | Output 1Y4 |
| 13 | 2A2 | I | Input 2A2 |
| 14 | 1Y3 | 0 | Output 1Y3 |
| 15 | 2A3 | I | Input 2A3 |
| 16 | 1Y2 | 0 | Output 1Y2 |
| 17 | 2A4 | I | Input 2A4 |
| 18 | 1Y1 | 0 | Output 1Y1 |
| 19 | 2 OE | I | Output Enable 2 |
| 20 | VCC | - | Power Pin |

Table 4-1. Pin Functions



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

| | | | MIN | MAX | UNIT |
|------------------|---|---|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| VI | Input voltage range ⁽²⁾ | | -0.5 | 7 | V |
| Vo | Output voltage range ⁽²⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -20 | mA |
| I _{OK} | Output clamp current | $V_{\rm O}$ < 0 or $V_{\rm O}$ > $V_{\rm CC}$ | | ±20 | mA |
| lo | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V _{CC} or GND | | | ±75 | mA |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±2000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | SN54AHCT244 | | SN74AHC1 | UNIT | |
|-----------------|--------------------------------|-------------|-----------------|----------|-----------------|------|
| | | MIN | MAX | MIN | MAX | UNIT |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| VI | Input voltage | 0 | 5.5 | 0 | 5.5 | V |
| Vo | Output voltage | 0 | V _{CC} | 0 | V _{CC} | V |
| I _{OH} | High-level output current | | -8 | | -8 | mA |
| I _{OL} | Low-level output current | | 8 | | 8 | mA |
| T _A | Operating free-air temperature | -55 | 125 | -40 | 125 | °C |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).



5.4 Thermal Information

| | | SN74AHCT244 | | | | | | |
|-----------------------|--|-------------|---------|---------|---------|---------|---------|------|
| | THERMAL METRIC ⁽¹⁾ | DB | DGV | DW | N | NS | PW | UNIT |
| | | 20 PINS | 20 PINS | 20 PINS | 20 PINS | 20 PINS | 20 PINS | |
| R _{0JA} | Junction-to-ambient thermal resistance | 87.2 | 119.2 | 81.1 | 54.9 | 77.6 | 116.8 | |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 49.1 | 34.5 | 48.9 | 41.7 | 42.7 | 58.5 | |
| R _{θJB} | Junction-to-board thermal resistance | 51.8 | 60.7 | 53.8 | 35.8 | 45.7 | 78.7 | °c/w |
| τιΨ | Junction-to-top characterization parameter | 11.6 | 1.2 | 19.5 | 27.9 | 10.2 | 12.6 | C/W |
| Ψјв | Junction-to-board characterization parameter | 51.2 | 60.0 | 53.1 | 35.7 | 45.2 | 77.9 | |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | N/A | N/A | N/A | |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{cc} | T _A = 25°C | | | SN54AH | CT244 | SN74AHCT244 | | UNIT |
|--------------------------------|---|-----------------|-----------------------|-----|-------|--------|-------------------|-------------|------|------|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| V _{OH} | I _{OH} = –50 μA | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | V |
| V OH | I _{OH} = –8 mA | 4.3 V | 3.94 | | | 3.8 | | 3.8 | | v |
| V | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | V |
| V _{OL} | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.44 | | 0.44 | v |
| I _{OZ} | $V_0 = V_{CC}$ or GND | 5.5 V | | | ±0.25 | | ±2.5 | | ±2.5 | μA |
| l _l | V _I = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | | ±1 ⁽¹⁾ | | ±1 | μA |
| I _{CC} | $V_{I} = V_{CC}$ or GND, $I_{O} = 0$ | 5.5 V | | | 4 | | 40 | | 40 | μA |
| ΔI_{CC} ⁽²⁾ | One input at 3.4 V, Other inputs at V _{CC} or GND | 5.5 V | | | 1.35 | | 1.5 | | 1.5 | mA |
| Ci | V _I = V _{CC} or GND | 5 V | | 2.5 | 10 | | | | 10 | pF |
| Co | V _O = V _{CC} or GND | 5 V | | 3 | | | | | | pF |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 V$.

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM | то | LOAD CAPACITANCE | Τ, | ₄ = 25°C | | SN54AH | СТ244 | SN74AH | CT244 | UNIT | |
|------------------|---------|----------|-------------------------|------------------------|--------------------|-----------------------|----------------------|----------------------|---------------------|-------|------|----|
| PARAMETER | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT | |
| t _{PLH} | А | Y | C _L = 15 pF | | 5.4 ⁽¹⁾ | 7.4 ⁽¹⁾ | 1 ⁽¹⁾ | 8.5 <mark>(1)</mark> | 1 | 8.5 | 20 | |
| t _{PHL} | A | I | С_ – 15 рг | | 5.4 ⁽¹⁾ | 7.4 ⁽¹⁾ | 1 ⁽¹⁾ | 8.5 <mark>(1)</mark> | 1 | 8.5 | ns | |
| t _{PZH} | ŌĒ | Y | C _L = 15 pF | | 7.7 ⁽¹⁾ | 10.4 <mark>(1)</mark> | 1 ⁽¹⁾ | 12 <mark>(1)</mark> | 1 | 12 | nc | |
| t _{PZL} | UL | I | CL = 15 PF | | 7.7 ⁽¹⁾ | 10.4 <mark>(1)</mark> | 1 ⁽¹⁾ | 12 <mark>(1)</mark> | 1 | 12 | ns | |
| t _{PHZ} | | ŌĒ | Y | C _I = 15 pF | | 5 ⁽¹⁾ | 9.4 <mark>(1)</mark> | 1 ⁽¹⁾ | 10 <mark>(1)</mark> | 1 | 10 | ns |
| t _{PLZ} | UE | | ο _L = 15 μr | | 5 ⁽¹⁾ | 9.4 <mark>(1)</mark> | 1 ⁽¹⁾ | 10 <mark>(1)</mark> | 1 | 10 | 115 | |
| t _{PLH} | А | Y | $C_{1} = 50 \text{ pF}$ | | 5.9 | 8.4 | 1 | 9.5 | 1 | 9.5 | nc | |
| t _{PHL} | A | T | C _L = 50 pF | | 5.9 | 8.4 | 1 | 9.5 | 1 | 9.5 | ns | |
| t _{PZH} | ŌĒ | Y | 0 = 50 = 5 | | 8.2 | 11.4 | 1 | 13 | 1 | 13 | ns | |
| t _{PZL} | UE | I | C _L = 50 pF | | 8.2 | 11.4 | 1 | 13 | 1 | 13 | | |
| t _{PHZ} | ŌĒ | Y | 0 50 5 | | 8.8 | 11.4 | 1 | 13 | 1 | 13 | | |
| t _{PLZ} | UE | ř | C _L = 50 pF | | 8.8 | 11.4 | 1 | 13 | 1 | 13 | ns | |

Copyright © 2024 Texas Instruments Incorporated



5.6 Switching Characteristics (continued)

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (INPUT) (| TO (OUTPUT) | LOAD CAPACITANCE | T _A = 25°C | | | SN54AH | CT244 | SN74AHCT244 | | UNIT |
|--------------------|-------------------|----------------|------------------------|-----------------------|-----|------------------|--------|-------|-------------|-----|------|
| FARAMETER | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _{sk(o)} | | | C _L = 50 pF | | | 1 ⁽²⁾ | | | | 1 | ns |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

5.7 Noise Characteristics

 V_{CC} = 5 V, C_{L} = 50 pF, T_{A} = 25°C

| | PARAMETER ⁽¹⁾ | SN7 | UNIT | | |
|--------------------|---|-----|------|-----|------|
| | | MIN | TYP | MAX | UNIT |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | | 4.1 | | V |
| V _{IH(D)} | High-level dynamic input voltage | 2 | | | V |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.8 | V |


(1) Characteristics are for surface-mount packages only.

5.8 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$


| | PARAMETER | TEST CO | TYP | UNIT | |
|-----------------|-------------------------------|----------|-----------|------|----|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 8.2 | pF |

5.9 Typical Characteristics





6 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, $Z_{O} = 50 \Omega$, $t_{r} \leq 3$ ns, $t_{f} \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms




7 Detailed Description

7.1 Overview

The SNx4AHCT244 devices are organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram



To Seven Other Channels

7.3 Feature Description

- V_{CC} is optimized at 5 V
- Allows up voltage translation from 3.3 V to 5 V
 Inputs Accept V_{IH} levels of 2 V
- Slow edge rates minimize output ringing
- Inputs are TTL-Voltage compatible

7.4 Device Functional Modes

Table 7-1. Function Table(Each 4-Bit Buffer/Driver)

| INP | UTS | OUTPUT |
|-----|-----|--------|
| ŌĒ | Α | Y |
| L | Н | Н |
| L | L | L |
| Н | Х | Z |

Copyright © 2024 Texas Instruments Incorporated



8 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AHCT244 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V_{IL} and 2-V V_{IH} . This feature makes it ideal for translating up from 3.3 V to 5 V. Figure 8-1 shows this type of translation.

8.1.1 Typical Application





8.1.1.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

8.1.1.2 Detailed Design Procedure

- 1. Recommended Input conditions
 - Rise time and fall time specs. See ($\Delta t/\Delta V$) in the *Recommended Operating Conditions* table.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA on the output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}



8.1.1.3 Application Curves



8.2 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended; if there are multiple V_{CC} pins, then 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and a 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.3 Layout

8.3.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 8-3 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

Copyright © 2024 Texas Instruments Incorporated



8.3.2 Layout Example




Figure 8-3. Example Layout for the SN74AHCT244



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-------------|----------------|--------------|------------------------|---------------------|------------------------|
| SN54AHCT244 | Click here | Click here | Click here | Click here | Click here |
| SN74AHCT244 | Click here | Click here | Click here | Click here | Click here |

Table 9-1. Related Links

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

| С | hanges from Revision N (May 2023) to Revision O (July 2024) | Page |
|---|--|------|
| • | Updated Package Information to Device information | 1 |
| • | Added package size and military packages to Device information table | |
| • | Updated R θ JA values: PW = 105.4 to 116.8, DB = 99.9 to 87.2, DW = 83.0 to 81.1, NS = 80.4 to 77.6; Updated PW, DB, DW, and NS packages for R θ JC(top), R θ JB, Ψ JT, Ψ JB, and R θ JC(bot), all values in Ψ . | |
| • | Updated <i>Layout Example</i> figure | 11 |



Changes from Revision M (July 2014) to Revision N (May 2023)

Page

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|---|---------|
| 5962-9678301Q2A | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9678301Q2A SNJ54AHCT 244FK | Samples |
| 5962-9678301QRA | ACTIVE | CDIP | J | 20 | 20 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9678301QR A SNJ54AHCT244J | Samples |
| 5962-9678301QSA | ACTIVE | CFP | W | 20 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9678301QS A SNJ54AHCT244W | Samples |
| SN74AHCT244DBR | ACTIVE | SSOP | DB | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (AHCT244, HB244) | Samples |
| SN74AHCT244DGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HB244 | Samples |
| SN74AHCT244DW | OBSOLETE | SOIC | DW | 20 | | TBD | Call TI | Call TI | -40 to 85 | AHCT244 | |
| SN74AHCT244DWR | ACTIVE | SOIC | DW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT244 | Samples |
| SN74AHCT244N | ACTIVE | PDIP | N | 20 | 20 | RoHS & Green | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74AHCT244N | Samples |
| SN74AHCT244NSR | ACTIVE | SOP | NS | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHCT244 | Samples |
| SN74AHCT244PW | OBSOLETE | TSSOP | PW | 20 | | TBD | Call TI | Call TI | -40 to 85 | HB244 | |
| SN74AHCT244PWR | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | (AHCT244, HB244) | Samples |
| SN74AHCT244PWRG4 | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HB244 | Samples |
| SNJ54AHCT244FK | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9678301Q2A SNJ54AHCT 244FK | Samples |
| SNJ54AHCT244J | ACTIVE | CDIP | J | 20 | 20 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9678301QR A SNJ54AHCT244J | Samples |
| SNJ54AHCT244W | ACTIVE | CFP | W | 20 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9678301QS A SNJ54AHCT244W | Samples |

PACKAGE OPTION ADDENDUM



(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT244, SN74AHCT244 :

• Catalog : SN74AHCT244

- Automotive : SN74AHCT244-Q1, SN74AHCT244-Q1
- Enhanced Product : SN74AHCT244-EP, SN74AHCT244-EP



• Military : SN54AHCT244

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications


www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHCT244DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74AHCT244DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74AHCT244DGVR | TVSOP | DGV | 20 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74AHCT244DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.9 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74AHCT244DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.9 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74AHCT244NSR | SOP | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74AHCT244NSR | SOP | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74AHCT244PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| SN74AHCT244PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| SN74AHCT244PWRG4 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| SN74AHCT244PWRG4 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

28-Feb-2025




| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74AHCT244DBR | SSOP | DB | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74AHCT244DBR | SSOP | DB | 20 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74AHCT244DGVR | TVSOP | DGV | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74AHCT244DWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74AHCT244DWR | SOIC | DW | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74AHCT244NSR | SOP | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74AHCT244NSR | SOP | NS | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74AHCT244PWR | TSSOP | PW | 20 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74AHCT244PWR | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74AHCT244PWRG4 | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74AHCT244PWRG4 | TSSOP | PW | 20 | 2000 | 353.0 | 353.0 | 32.0 |

TEXAS INSTRUMENTS

www.ti.com

28-Feb-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9678301Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9678301QSA | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74AHCT244N | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SNJ54AHCT244FK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54AHCT244W | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |

DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated