


## FEATURES

- Provides Bidirectional Voltage Translation With No Direction Control Required
- Allows Voltage Level Translation From 1 V up to 5 V
- Provides Direct Interface With GTL, GTL+, LVTTTL/TTL, and 5-V CMOS Levels
- Low On-State Resistance Between Input and Output Pins (Sn/Dn)
- Supports Hot Insertion
- No Power Supply Required – Will Not Latch Up
- 5-V-Tolerant Inputs
- Low Standby Current
- Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-4)
  - 1000-V Charged-Device Model (C101)

PW PACKAGE  
(TOP VIEW)



## APPLICATIONS

- Bidirectional or Unidirectional Applications Requiring Voltage-Level Translation From Any Voltage (1 V to 5 V) to Any Voltage (1 V to 5 V)
- Low Voltage Processor I<sup>2</sup>C Port Translation to 3.3-V and/or 5-V I<sup>2</sup>C Bus Signal Levels
- GTL/GTL+ Translation to LVTTTL/TTL Signal Levels

## DESCRIPTION/ORDERING INFORMATION

The GTL2010 provides ten NMOS pass transistors (Sn and Dn) with a common gate (G<sub>REF</sub>) and a reference transistor (S<sub>REF</sub> and D<sub>REF</sub>). The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. With no direction control pin required, the device allows bidirectional voltage translations any voltage (1 V to 5 V) to any voltage (1 V to 5 V).

When the Sn or Dn port is LOW, the clamp is in the ON state and a low-resistance connection exists between the Sn and Dn ports. Assuming the higher voltage is on the Dn port, when the Dn port is HIGH, the voltage on the Sn port is limited to the voltage set by the reference transistor (S<sub>REF</sub>). When the Sn port is HIGH, the Dn port is pulled to V<sub>CC</sub> by the pullup resistors.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

All transistors in the GTL2010 have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This offers superior matching over discrete transistor voltage-translation solutions where the fabrication of the transistors is not symmetrical. With all transistors being identical, the reference transistor ( $S_{REF}/D_{REF}$ ) can be located on any of the other ten matched  $S_n/D_n$  transistors, allowing for easier board layout. The translator transistors with integrated ESD circuitry provides excellent ESD protection.

### ORDERING INFORMATION

$T_A$	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – PW	Tape and reel	SN74GTL2010PWR	GK2010

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

### PIN DESCRIPTION

PIN NO.	NAME	DESCRIPTION
1	GND	Ground (0 V)
2	$S_{REF}$	Source of reference transistor
3–12	$S_n$	Ports S1–10
13–22	$D_n$	Ports D10–D1
23	$D_{REF}$	Drain of reference transistor
24	$G_{REF}$	Gate of reference transistor

FUNCTION TABLES<sup>(1)</sup>

HIGH-to-LOW Translation (Assuming Dn is at the Higher Voltage Level)

G <sub>REF</sub> <sup>(2)</sup>	D <sub>REF</sub>	S <sub>REF</sub>	INPUTS D10–D1	OUTPUTS S10–S1	TRANSISTOR
H	H	0 V	X	X	Off
H	H	V <sub>TT</sub> <sup>(3)</sup>	H	V <sub>TT</sub> <sup>(4)</sup>	On
H	H	V <sub>TT</sub>	L	L <sup>(5)</sup>	On
L	L	0 – V <sub>TT</sub>	X	X	Off


- (1) H = HIGH voltage level, L = LOW voltage level, X = don't care
- (2) G<sub>REF</sub> should be at least 1.5 V higher than S<sub>REF</sub> for best translator operation.
- (3) V<sub>TT</sub> is equal to the S<sub>REF</sub> voltage.
- (4) Sn is not pulled up or pulled down.
- (5) Sn follows the Dn input LOW.

LOW-to-HIGH Translation (Assuming Dn is at the Higher Voltage Level)<sup>(1)</sup>

G <sub>REF</sub> <sup>(2)</sup>	D <sub>REF</sub>	S <sub>REF</sub>	INPUTS D10–D1	OUTPUTS S10–S1	TRANSISTOR
H	H	0 V	X	X	Off
H	H	V <sub>TT</sub> <sup>(3)</sup>	V <sub>TT</sub>	H <sup>(4)</sup>	Nearly off
H	H	V <sub>TT</sub>	L	L <sup>(5)</sup>	On
L	L	0 – V <sub>TT</sub>	X	X	Off

- (1) H = HIGH voltage level, L = LOW voltage level, X = don't care
- (2) G<sub>REF</sub> should be at least 1.5 V higher than S<sub>REF</sub> for best translator operation.
- (3) V<sub>TT</sub> is equal to the S<sub>REF</sub> voltage.
- (4) Dn is pulled up to V<sub>CC</sub> through an external resistor.
- (5) Dn follows the Sn input LOW.

CLAMP SCHEMATIC



SA00647

# GTL2010

## 10-BIT BIDIRECTIONAL LOW-VOLTAGE TRANSLATOR

SCDS221 – SEPTEMBER 2006

### Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

			MIN	MAX	UNIT
V <sub>SREF</sub>	DC source reference voltage		-0.5	7	V
V <sub>DREF</sub>	DC drain reference voltage		-0.5	7	V
V <sub>GREF</sub>	DC gate reference voltage		-0.5	7	V
V <sub>Sn</sub>	DC voltage port Sn		-0.5	7	V
V <sub>Dn</sub>	DC voltage port Dn		-0.5	7	V
I <sub>REFK</sub>	DC diode current on reference pins	V <sub>I</sub> < 0 V		-50	mA
I <sub>SK</sub>	DC diode current port Sn	V <sub>I</sub> < 0 V		-50	mA
I <sub>DK</sub>	DC diode current port Dn	V <sub>I</sub> < 0 V		-50	mA
I <sub>MAX</sub>	DC clamp current per channel	Channel in ON state		±128	mA
θ <sub>JA</sub>	Package thermal impedance			88	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures that are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- (3) The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>IO</sub>	Input/output voltage (Sn, Dn)		0	5.5	V
V <sub>SREF</sub>	DC source reference voltage <sup>(1)</sup>		0	5.5	V
V <sub>DREF</sub>	DC drain reference voltage		0	5.5	V
V <sub>GREF</sub>	DC gate reference voltage		0	5.5	V
I <sub>PASS</sub>	Pass transistor current			64	mA
T <sub>amb</sub>	Operating ambient temperature range (in free air)		-40	85	°C

- (1) V<sub>SREF</sub> = V<sub>DREF</sub> - 1.5 V for best results in level-shifting applications.

**Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{OL}$	Low-level output voltage	$V_{DD} = 3\text{ V}$ , $V_{SREF} = 1.365\text{ V}$ , $V_{Sn}$ or $V_{Dn} = 0.175\text{ V}$ , $I_{clamp} = 15.2\text{ mA}$			260	350	mV
$V_{IK}$	Input clamp voltage	$I_I = -18\text{ mA}$ ,	$V_{GREF} = 0\text{ V}$			-1.2	V
$I_{IH}$	Gate input leakage	$V_I = 5\text{ V}$ ,	$V_{GREF} = 0\text{ V}$			5	$\mu\text{A}$
$C_{I(GREF)}$	Gate capacitance	$V_I = 3\text{ V}$ or $0\text{ V}$			56		pF
$C_{IO(OFF)}$	OFF capacitance	$V_O = 3\text{ V}$ or $0\text{ V}$ ,	$V_{GREF} = 0\text{ V}$		7.4		pF
$C_{IO(ON)}$	ON capacitance	$V_O = 3\text{ V}$ or $0\text{ V}$ ,	$V_{GREF} = 3\text{ V}$		18.6		pF
$r_{on}^{(2)}$	ON-state resistance	$V_I = 0\text{ V}$	$V_{GREF} = 4.5\text{ V}$	$I_O = 64\text{ mA}$	3.5	5	$\Omega$
			$V_{GREF} = 3\text{ V}$		4.4	7	
			$V_{GREF} = 2.3\text{ V}$		5.5	9	
			$V_{GREF} = 1.5\text{ V}$		67	105	
			$V_{GREF} = 1.5\text{ V}$ ,		$I_O = 30\text{ mA}$	9	
		$V_I = 2.4\text{ V}$	$V_{GREF} = 4.5\text{ V}$	$I_O = 15\text{ mA}$	7	10	
			$V_{GREF} = 3\text{ V}$		58	80	
			$V_{GREF} = 2.3\text{ V}$		50	70	

 (1) All typical values are measured at  $T_{amb} = 25^\circ\text{C}$ .


(2) Measured by the voltage drop between the Sn and the Dn terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (Sn or Dn) terminals.

**AC Characteristics for Translator-Type Applications<sup>(1)</sup>**


$V_{REF} = 1.365\text{ V to }1.635\text{ V}$ ,  $V_{DD1} = 3\text{ V to }3.6\text{ V}$ ,  $V_{DD2} = 2.36\text{ V to }2.64\text{ V}$ ,  $GND = 0\text{ V}$ ,  $t_r = t_f \leq 3\text{ ns}$ ,  $T_{amb} = -40^\circ\text{C to }85^\circ\text{C}$   
 (see Figure 5)

PARAMETER		MIN	TYP <sup>(2)</sup>	MAX	UNIT
$t_{PLH}$ <sup>(3)</sup>	Propagation delay (Sn to Dn, Dn to Sn)	0.5	1.5	5.5	ns

- (1)  $C_{ON(max)}$  of 30 pF and a  $C_{OFF(max)}$  of 15 pF is specified by design.
- (2) All typical values are measured at  $V_{DD1} = 3.3\text{ V}$ ,  $V_{DD2} = 2.5\text{ V}$ ,  $V_{REF} = 1.5\text{ V}$  and  $T_{amb} = 25^\circ\text{C}$ .
- (3) Propagation delay specified by characterization.



**Figure 1. Input (Sn) to Output (Dn) Propagation Delays**




**Figure 2. Load Circuit**

**AC Characteristics for CBT-Type Applications**


GND = 0 V,  $t_R$ ,  $C_L = 50$  pF,  $G_{REF} = 5$  V  $\pm$  0.5 V,  $T_{amb} = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER	MIN	MAX	UNIT
$t_{pd}$ Propagation delay <sup>(1)</sup>		250	ps

(1) This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



**Figure 3. Input (Sn) to Output (Dn) Propagation Delays**



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open

$C_L$  = Load capacitance, includes jig and probe capacitance (see AC Characteristics for value).

**Figure 4. Load Circuit**

## APPLICATION INFORMATION

### Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the  $G_{REF}$  input must be connected to  $D_{REF}$  and both pins pulled to HIGH-side  $V_{CC}$  through a pullup resistor (typically 200 k $\Omega$ ). A filter capacitor on  $D_{REF}$  is recommended. The processor output can be totem pole or open drain (pullup resistors) and the chipset output can be totem pole or open drain (pullup resistors are required to pull the Dn outputs to  $V_{CC}$ ). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-statable, and the outputs must be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open drain, no direction control is needed. The opposite side of the reference transistor ( $S_{REF}$ ) is connected to the processor core power-supply voltage. When  $D_{REF}$  is connected through a 200-k $\Omega$  resistor to a 3.3-V to 5.5-V  $V_{CC}$  supply and  $S_{REF}$  is set between 1 V to  $V_{CC}$  1.5 V, the output of each Sn has a maximum output voltage equal to  $S_{REF}$ , and the output of each Dn has a maximum output voltage equal to  $V_{CC}$ .



APPLICATION INFORMATION (continued)





Figure 5. Bidirectional Translation to Multiple Higher Voltage Levels (Such as an I<sup>2</sup>C or SMBus Applications)

**APPLICATION INFORMATION (continued)**

**Unidirectional Down Translation**

For unidirectional clamping (higher voltage to lower voltage), the  $G_{REF}$  input must be connected to  $D_{REF}$  and both pins pulled to the higher-side  $V_{CC}$  through a pullup resistor (typically 200 k $\Omega$ ). A filter capacitor on  $D_{REF}$  is recommended. Pullup resistors are required if the chipset I/Os are open drain. The opposite side of the reference transistor ( $S_{REF}$ ) is connected to the processor core power-supply voltage. When  $D_{REF}$  is connected through a 200-k $\Omega$  resistor to a 3.3-V to 5.5-V  $V_{CC}$  supply and  $S_{REF}$  is set between 1 V to  $V_{CC} - 1.5$  V, the output of each  $S_n$  has a maximum output voltage equal to  $S_{REF}$ .




**Figure 6. Unidirectional Down Translation to Protect Low-Voltage Processor Pins**

**APPLICATION INFORMATION (continued)**

**Unidirectional Up Translation**

For unidirectional up translation (lower voltage to higher voltage), the reference transistor is connected the same as for a down translation. A pullup resistor is required on the higher voltage side (Dn or Sn) to get the full HIGH level, since the GTL device only passes the reference source ( $S_{REF}$ ) voltage as a HIGH when doing an up translation. The driver on the lower voltage side only needs pullup resistors if it is open drain.



**Figure 7. Unidirectional Up Translation to Higher-Voltage Chipsets**

**APPLICATION INFORMATION (continued)**

**Sizing Pullup Resistor**

The pullup resistor value should limit the current through the pass transistor when it is in the on state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$\text{Resistor value } (\Omega) = \frac{\text{Pullup voltage (V)} - 0.35 \text{ V}}{0.015 \text{ A}}$$

Table 1 shows resistor values for various reference voltages and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column, or a larger value, should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the GTL device at 0.175 V, although the 15 mA only applies to current flowing through the GTL2010.

**Table 1. Pullup Resistor Values<sup>(1)(2)(3)</sup>**

PULLUP RESISTOR VALUE ( $\Omega$ )						
VOLTAGE	15 mA		10 mA		3 mA	
	NOMINAL	+10%	NOMINAL	+10%	NOMINAL	+10%
5.0 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

- (1) Calculated for  $V_{OL} = 0.35 \text{ V}$
- (2) Assumes output driver  $V_{OL} = 0.175 \text{ V}$  at stated current
- (3) +10% to compensate for  $V_{DD}$  range and resistor tolerance

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTL2010PW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2010	<a href="#">Samples</a>
SN74GTL2010PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2010	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL2010PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL2010PWR	TSSOP	PW	24	2000	356.0	356.0	35.0




**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74GTL2010PW	PW	TSSOP	24	60	530	10.2	3600	3.5


# PW0024A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220208/A 02/2017

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220208/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated